位置:首页 > IC中文资料第5907页 > SI53
SI53价格
参考价格:¥27.1405
型号:SI53019-A01AGM 品牌:Silicon Labs 备注:这里有SI53多少钱,2025年最近7天走势,今日出价,今日竞价,SI53批发/采购报价,SI53行情走势销售排行榜,SI53报价。| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ) Description The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL® circuitry to provide a low jitter clock at high frequencies. The Si530/531 is available with any-rate output frequency from 10 to 945 MHz and select frequencies to 1400 MHz. Unlike a traditional XO, where a different crys | SILABS 芯科科技 | |||
CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ) Features Available with any-rate output frequencies from 10 MHz to 945 MHz and select frequencies to 1.4 GHz 3rd generation DSPLL® with superior jitter performance 3x better frequency stability than SAW-based oscillators Internal fixed crystal frequency ensures high reliability an | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN 3 BUFFER Features Nineteen 0.7 V current-mode, HCSL PCIe Gen 3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBus addresses Fixed external feedback path 8 dedicated OE pin PLL or | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN 3 BUFFER Features Nineteen 0.7 V current-mode, HCSL PCIe Gen 3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBus addresses Fixed external feedback path 8 dedicated OE pin PLL or | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN 3 BUFFER Features Nineteen 0.7 V current-mode, HCSL PCIe Gen 3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBus addresses Fixed external feedback path 8 dedicated OE pin PLL or | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN3 AND QPI BUFFER Features Nineteen 0.7 V current-mode, HCSL PCIe Gen3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses Fixed internal feedback path 8 dedicated OE pins PLL or | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN3 AND QPI BUFFER Features Nineteen 0.7 V current-mode, HCSL PCIe Gen3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses Fixed internal feedback path 8 dedicated OE pins PLL or | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN3 AND QPI BUFFER Features Nineteen 0.7 V current-mode, HCSL PCIe Gen3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses Fixed internal feedback path 8 dedicated OE pins PLL or | SKYWORKS 思佳讯 | |||
CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ) Description The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL® circuitry to provide a low jitter clock at high frequencies. The Si530/531 is available with any-rate output frequency from 10 to 945 MHz and select frequencies to 1400 MHz. Unlike a traditional XO, where a different crys | SILABS 芯科科技 | |||
CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ) Features Available with any-rate output frequencies from 10 MHz to 945 MHz and select frequencies to 1.4 GHz 3rd generation DSPLL® with superior jitter performance 3x better frequency stability than SAW-based oscillators Internal fixed crystal frequency ensures high reliability an | SKYWORKS 思佳讯 | |||
PRECISION CLOCK MULTIPLIER/REGENERATOR IC Description The Si5310 is a fully integrated low-power clock multiplier and clock regenerator IC. The clock multiplier generates an output clock that is an integer multiple of the input clock. The clock regenerator operates simultaneously, creating a “clean” version of the input clock by using th | SILABS 芯科科技 | |||
PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 1:2 Fan-out Clock Buffer KEY FEATURES • PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant • Two low-power PCIe clock outputs • Supports Serial-ATA (SATA) at 100 MHz • No termination resistors required for differential clocks • 2.5 V or 3.3 V Power supply • Spread Spectrum Tolerant • Extended Tempe | SKYWORKS 思佳讯 | |||
PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 1:2 Fan-out Clock Buffer KEY FEATURES • PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant • Two low-power PCIe clock outputs • Supports Serial-ATA (SATA) at 100 MHz • No termination resistors required for differential clocks • 2.5 V or 3.3 V Power supply • Spread Spectrum Tolerant • Extended Tempe | SKYWORKS 思佳讯 | |||
PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 1:2 Fan-out Clock Buffer KEY FEATURES • PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant • Two low-power PCIe clock outputs • Supports Serial-ATA (SATA) at 100 MHz • No termination resistors required for differential clocks • 2.5 V or 3.3 V Power supply • Spread Spectrum Tolerant • Extended Tempe | SKYWORKS 思佳讯 | |||
PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 1:2 Fan-out Clock Buffer KEY FEATURES • PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant • Two low-power PCIe clock outputs • Supports Serial-ATA (SATA) at 100 MHz • No termination resistors required for differential clocks • 2.5 V or 3.3 V Power supply • Spread Spectrum Tolerant • Extended Tempe | SKYWORKS 思佳讯 | |||
PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 1:2 Fan-out Clock Buffer KEY FEATURES • PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant • Two low-power PCIe clock outputs • Supports Serial-ATA (SATA) at 100 MHz • No termination resistors required for differential clocks • 2.5 V or 3.3 V Power supply • Spread Spectrum Tolerant • Extended Tempe | SKYWORKS 思佳讯 | |||
PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 1:2 Fan-out Clock Buffer KEY FEATURES • PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant • Two low-power PCIe clock outputs • Supports Serial-ATA (SATA) at 100 MHz • No termination resistors required for differential clocks • 2.5 V or 3.3 V Power supply • Spread Spectrum Tolerant • Extended Tempe | SKYWORKS 思佳讯 | |||
PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 1:2 Fan-out Clock Buffer KEY FEATURES • PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant • Two low-power PCIe clock outputs • Supports Serial-ATA (SATA) at 100 MHz • No termination resistors required for differential clocks • 2.5 V or 3.3 V Power supply • Spread Spectrum Tolerant • Extended Tempe | SKYWORKS 思佳讯 | |||
PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 1:2 Fan-out Clock Buffer KEY FEATURES • PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant • Two low-power PCIe clock outputs • Supports Serial-ATA (SATA) at 100 MHz • No termination resistors required for differential clocks • 2.5 V or 3.3 V Power supply • Spread Spectrum Tolerant • Extended Tempe | SKYWORKS 思佳讯 | |||
PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 1:2 Fan-out Clock Buffer KEY FEATURES • PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant • Two low-power PCIe clock outputs • Supports Serial-ATA (SATA) at 100 MHz • No termination resistors required for differential clocks • 2.5 V or 3.3 V Power supply • Spread Spectrum Tolerant • Extended Tempe | SKYWORKS 思佳讯 | |||
SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER Features Six 0.7 V low-power, push-pull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin SMBus address configurable to | SKYWORKS 思佳讯 | |||
SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER Features Six 0.7 V low-power, push-pull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin SMBus address configurable to | SKYWORKS 思佳讯 | |||
SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER Features Six 0.7 V low-power, push-pull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin SMBus address configurable to | SKYWORKS 思佳讯 | |||
DB800ZL 8-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER Features Eight 0.7 V low-power, push-pull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI SMBus address is 0xD8 PLL or bypass mode Spread spectrum tolerable 1.05 to 3.3 V power supply v | SKYWORKS 思佳讯 | |||
DB800ZL 8-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER Features Eight 0.7 V low-power, push-pull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI SMBus address is 0xD8 PLL or bypass mode Spread spectrum tolerable 1.05 to 3.3 V power supply v | SKYWORKS 思佳讯 | |||
DB800ZL 8-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER Features Eight 0.7 V low-power, push-pull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI SMBus address is 0xD8 PLL or bypass mode Spread spectrum tolerable 1.05 to 3.3 V power supply v | SKYWORKS 思佳讯 | |||
PRECISION CLOCK MULTIPLIER/REGENERATOR IC Description The Si5310 is a fully integrated low-power clock multiplier and clock regenerator IC. The clock multiplier generates an output clock that is an integer multiple of the input clock. The clock regenerator operates simultaneously, creating a “clean” version of the input clock by using th | SILABS 芯科科技 | |||
PRECISION CLOCK MULTIPLIER/REGENERATOR IC Description The Si5310 is a fully integrated low-power clock multiplier and clock regenerator IC. The clock multiplier generates an output clock that is an integer multiple of the input clock. The clock regenerator operates simultaneously, creating a “clean” version of the input clock by using th | SILABS 芯科科技 | |||
DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER Features Twelve 0.7 V low-power, pushpull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresse | SKYWORKS 思佳讯 | |||
DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER Features Twelve 0.7 V low-power, pushpull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresse | SKYWORKS 思佳讯 | |||
DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER Features Twelve 0.7 V low-power, pushpull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresse | SKYWORKS 思佳讯 | |||
DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER Features Twelve 0.7 V low-power, pushpull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresse | SKYWORKS 思佳讯 | |||
DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER Features Twelve 0.7 V low-power, pushpull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresse | SKYWORKS 思佳讯 | |||
DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER Features Twelve 0.7 V low-power, pushpull, HCSL-compatible PCIe Gen 3 outputs Individual OE HW pins for each output clock 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresse | SKYWORKS 思佳讯 | |||
15-OUTPUT PCIE GEN3 BUFFER / ZERO-DELAY BUFFER Features Fifteen 0.7 V low-power, pushpull HCSL PCIe Gen3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers in | SKYWORKS 思佳讯 | |||
15-OUTPUT PCIE GEN3 BUFFER / ZERO-DELAY BUFFER Features Fifteen 0.7 V low-power, pushpull HCSL PCIe Gen3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers in | SKYWORKS 思佳讯 | |||
15-OUTPUT PCIE GEN3 BUFFER / ZERO-DELAY BUFFER Features Fifteen 0.7 V low-power, pushpull HCSL PCIe Gen3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers in | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN 3 BUFFER Features Nineteen 0.7 V low-power, pushpull HCSL PCIe Gen 3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN 3 BUFFER Features Nineteen 0.7 V low-power, pushpull HCSL PCIe Gen 3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN 3 BUFFER Features Nineteen 0.7 V low-power, pushpull HCSL PCIe Gen 3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN 3 BUFFER Features Nineteen 0.7 V low-power, pushpull HCSL PCIe Gen 3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN 3 BUFFER Features Nineteen 0.7 V low-power, pushpull HCSL PCIe Gen 3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers | SKYWORKS 思佳讯 | |||
19-OUTPUT PCIE GEN 3 BUFFER Features Nineteen 0.7 V low-power, pushpull HCSL PCIe Gen 3 outputs 100 MHz /133 MHz PLL operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch value from HW pin 9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers | SKYWORKS 思佳讯 | |||
IRED Features •Colorless transparency lens type • φ5mm(T-13/4) all plastic mold type •Low power consumption •High radiant intensity Applications •Infrared remote control and free air transmission systems with low forward voltage and comfortable radiation angle requirements in | AUK | |||
Colorless transparency lens type Features • Colorless transparency lens type • φ5mm(T-13/4) all plastic mold type • Low power consumption • High radiant intensity Applications • Light source for remote control devices (This device should be only used at non- repetitive pulse mode) | KODENSHI 可天士 | |||
IRED Features •Colorless transparency lens type • φ5mm(T-13/4) all plastic mold type •Low power consumption •High radiant intensity Applications •Infrared remote control and free air transmission systems with low forward voltage and comfortable radiation angle requirements in | AUK | |||
IRED Features • Colorless transparency lens type • φ5mm(T-13/4) all plastic mold type • Low power consumption Applications • Infrared remote control and free air transmission systems with low forward voltage and comfortable radiation angle requirements in combination with PIN photodiodes or photot | AUK | |||
IRED Features • Colorless transparency lens type • φ5mm(T-13/4) all plastic mold type • Low power consumption Applications • Infrared remote control and free air transmission systems with low forward voltage and comfortable radiation angle requirements in combination with PIN photodiodes or photot | AUK | |||
Colorless transparency lens type Features • Colorless transparency lens type • φ5mm(T-13/4) all plastic mold type • Low power consumption • High radiant intensity Applications • Light source for remote control devices (This device should be only used at non- repetitive pulse mode) | KODENSHI 可天士 | |||
IRED Features • Colorless transparency lens type • φ5mm(T-13/4) all plastic mold type •Low power consumption • High radiant intensity Applications •Infrared remote control and free air transmission systems with low forward voltage and comfortable radiation angle requirements in com | AUK | |||
Colorless transparency lens type Features • Colorless transparency lens type • φ5mm(T-13/4) all plastic mold type • Low power consumption • High radiant intensity Applications •Light source for remote control devices (This device should be only usedat non- repetitive pulse mode) | KODENSHI 可天士 | |||
IRED Features • Colorless transparency lens type • φ5mm(T-13/4) all plastic mold type •Low power consumption • High radiant intensity Applications •Infrared remote control and free air transmission systems with low forward voltage and comfortable radiation angle requirements in com | AUK | |||
Pin-Controlled 1_710 MHz Jitter Cleaning Clock Description The Si5317 is a flexible 1:1 jitter cleaning clock for high-performance applications that require jitter attenuation without clock multiplication. The Si5317 accepts a single clock input ranging from 1 to 710 MHz and generates two low jitter clock outputs at the same frequency. The cl | SILABS 芯科科技 | |||
Provides jitter attenuation and frequency translation between SONET/PDH and Ethemet Description The Si5315 is a jitter-attenuating clock multiplier for Gb and 10G Synchronous Ethernet, SONET/SDH, and PDH (T1/E1) applications. The Si5315 supports SyncE EEC options 1 and 2 when paired with a timing card that implements the required wander filter. The Si5315 accepts dual clock inpu | SILABS 芯科科技 | |||
ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/ JITTER ATTENUATOR Features Generates any frequency from 2 kHz to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 2 kHz to 710 MHz Ultra-low jitter clock outputs as low as 290 fs rms (12 kHz–20 MHz), 320 fs rms (50 kHz–80 MHz) Integrated loop filter with selectable loop bandwidth | SKYWORKS 思佳讯 | |||
SYNCHRONOUS ETHERNET/TELECOM JITTER ATTENUATING CLOCK MULTIPLIER Features Provides jitter attenuation and frequency translation between SONET/PDH and Ethernet Supports ITU-T G.8262 Synchronous Ethernet equipment slave clock (EEC option 1 and 2) requirements with optional Stratum 3 compliant timing card clock source Two clock inputs/two clock outp | SKYWORKS 思佳讯 | |||
PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 FANOUT BUFFER Features PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant Supports Serial ATA (SATA) at 100 MHz 100–210 MHz operation Low power, push pull, differential output buffers Internal termination for maximum integration Dedicated output enable pin for each clock | SKYWORKS 思佳讯 | |||
PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 FANOUT BUFFER Features PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant Supports Serial ATA (SATA) at 100 MHz 100–210 MHz operation Low power, push pull, differential output buffers Internal termination for maximum integration Dedicated output enable pin for each clock | SKYWORKS 思佳讯 | |||
PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 FANOUT BUFFER Features PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant Supports Serial ATA (SATA) at 100 MHz 100–210 MHz operation Low power, push pull, differential output buffers Internal termination for maximum integration Dedicated output enable pin for each clock | SKYWORKS 思佳讯 | |||
PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 QUAD FANOUT BUFFER Features PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant Supports Serial ATA (SATA) at 100 MHz 100–210 MHz operation Low power, push pull, differential output buffers Internal termination for maximum integration Dedicated output enable pin for each output | SKYWORKS 思佳讯 |
SI53产品属性
- 类型
描述
- 型号
SI53
- 制造商
SILABS
- 制造商全称
SILABS
- 功能描述
CRYSTAL OSCILLATOR(XO)(10 MHZ TO 1.4 GHZ)
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
SILON |
24+ |
NA/ |
3942 |
原厂直销,现货供应,账期支持! |
|||
SILICON |
25+ |
QFN |
15620 |
SILICON全新特价SI53019-A01AGMR即刻询购立享优惠#长期有货 |
|||
SILICON |
1716+ |
QFN72 |
103 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
|||
SILICON |
24+ |
QFN |
7850 |
只做原装正品现货或订货假一赔十! |
|||
Silicon Labs |
22+ |
72QFN |
9000 |
原厂渠道,现货配单 |
|||
SILICON LABS(芯科) |
2021+ |
QFN-72(10x10) |
499 |
||||
SILICON LABS/芯科 |
21+ |
QFN |
1062 |
只做原装正品,不止网上数量,欢迎电话微信查询! |
|||
SILICON LABS(芯科) |
23+ |
NA |
20094 |
正纳10年以上分销经验原装进口正品做服务做口碑有支持 |
|||
SILICON LABS(芯科) |
23+ |
N/A |
20000 |
||||
SILICON LABS(芯科) |
24+ |
QFN72EP(10x10) |
7350 |
现货供应,当天可交货!免费送样,原厂技术支持!!! |
SI53规格书下载地址
SI53参数引脚图相关
- sw-262
- stm32f103
- stm32
- stk
- stc89c52rc
- stc12c5a60s2
- st70
- st18
- sst25vf040
- sr2m
- spwm
- spice模型
- spd
- sp3232
- soc
- smd
- sl11
- sk100
- sja1000
- sig
- Si532
- SI5319
- SI5318
- SI5317A-C-GM
- SI5317
- SI5316
- SI5315A-C-GM
- SI53159-EVB
- SI53159-A01AGM
- SI53159
- SI53156-A01AGM
- SI53156
- SI53154-A01AGM
- SI53154
- SI53152-A01AGM
- SI53152
- SI5315
- SI53119-EK
- SI53119-A01AGM
- SI53119
- SI53115-A01AGM
- SI53115
- SI53112-EK
- SI53112-A00AGM
- SI53112
- SI5311
- SI5310-C-GM
- SI53108-EK
- SI53108-A01AGM
- SI53108
- SI53106-A01AGM
- SI53106
- SI53102-A3-GM
- SI53102-A1-GM
- SI5310
- Si531
- SI53019-A02AGM
- SI53019-A01AGM
- SI-5300
- Si530
- SI52212
- Si52208
- Si52204
- Si52202
- SI52147-A01AGM
- SI52147
- SI52146-A01AGM
- SI52146
- SI52144-EVB
- SI52144-A01AGM
- SI52144
- SI52143-A01AGM
- SI52143
- SI52142-A01AGM
- SI52142
- SI52131-A11AGM
- SI52112-B6-GM2
- SI52112-B5-GM2
- SI52112-B4-GM2
- SI52112-B3-GM2
- SI52112-A2-GT
- SI52112-A2-GM2
- SI52112-A1-GT
- SI52112-A1-GM2
- SI52111-B6-GM2
- SI52111-B5-GM2
- SI52111-B4-GM2R
- SI52111-B4-GM2
- SI52111-B3-GM2
- SI516
- SI515
- SI514
- SI513
- Si51219
- SI51218
- Si51214
- Si51211
- SI51210
- SI512
- Si5110
SI53数据表相关新闻
Si53159-A01AGM时钟缓冲器
Si53159-A01AGM原装一定原装
2025-7-16SI52147-A01AGMR SILICON/芯科 21+ QFN48
https://hfx03.114ic.com/
2022-1-28Si512
Si512,全新.当天发货或门市自取,如需了解更多产品信息联系我们.零七五五.八二七三二二九一企鹅:一一七四零五二三五三,V:八七六八零五五八.
2021-11-10SI53307-B-GM
SI53307-B-GM
2021-7-30SI5315B-C-GM
Programmable Clock Generators 时钟发生器及支持产品 , QFN-48 时钟发生器及支持产品 , Programmable Clock Generators 时钟发生器及支持产品 , 8 Output 时钟发生器及支持产品 , Programmable Clock Generators 时钟发生器及支持产品 , 350 MHz 时钟发生器及支持产品
2020-7-8SI4947ADY-T1-E3.只做原装假一罚十
TO-263-3 MOSFET , TO-220 MOSFET , SOT-563-6 MOSFET , 1 Channel N-Channel 80 A 650 V MOSFET , Si SMD/SMT 5 A 650 V MOSFET , SMD/SMT 2 A MOSFET
2020-3-3
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107