位置：首页 > IC中文资料第1528页 > SN74F112
SN74F112价格
参考价格：￥1.8919
型号：SN74F112D 品牌：TI 备注：这里有SN74F112多少钱，2025年最近7天走势，今日出价，今日竞价，SN74F112批发/采购报价，SN74F112行情走势销售排行榜，SN74F112报价。| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
SN74F112 | DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t | TI 德州仪器 |   | |
SN74F112 | 具有清零和预置端的双路负边沿触发式 J-K 触发器 | TI 德州仪器 | | |
SN74F112 | DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET 文件：73.2 Kbytes Page：5 Pages | TI 德州仪器 | | |
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET 文件：73.2 Kbytes Page：5 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
封装/外壳：16-SOIC（0.154"，3.90mm 宽） 功能：设置（预设）和复位 包装：管件 描述：IC FF JK TYPE DUAL 1BIT 16SOIC 集成电路（IC） 触发器 | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET 文件：73.2 Kbytes Page：5 Pages | TI 德州仪器 | | ||
封装/外壳：16-DIP（0.300"，7.62mm） 功能：设置（预设）和复位 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC FF JK TYPE DUAL 1BIT 16DIP 集成电路（IC） 触发器 | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP 文件：627.07 Kbytes Page：13 Pages | TI 德州仪器 | | ||
Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flip flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J | Fairchild 仙童半导体 | | ||
Dual J-K negative edge-triggered flip-flop DESCRIPTION The 74F112, Dual Negative Edge-Triggered JK-Type Flip-Flop, feature individual J, K, Clock (CPn), Set (SD) and Reset (RD) inputs, true (Qn) and complementary (Qn) outputs. The SD and RD inputs, when Low, set or reset the outputs as shown in the Function Table, regardless of the level | Philips 飞利浦 | | ||
Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flip flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J | Fairchild 仙童半导体 | | ||
Dual JK Negative Edge-Triggered Flip-Flop 文件：83.34 Kbytes Page：7 Pages | Fairchild 仙童半导体 | | ||
Dual JK Negative Edge-Triggered Flip-Flop 文件：83.34 Kbytes Page：7 Pages | Fairchild 仙童半导体 | |
SN74F112产品属性
- 类型
描述
- 型号
SN74F112
- 功能描述
触发器 Dual Neg Edge Trig
- RoHS
否
- 制造商
Texas Instruments
- 电路数量
2
- 逻辑系列
SN74
- 逻辑类型
D-Type Flip-Flop
- 极性
Inverting, Non-Inverting
- 输入类型
CMOS
- 传播延迟时间
4.4 ns
- 高电平输出电流
- 16 mA
- 低电平输出电流
16 mA
- 电源电压-最大
5.5 V
- 最大工作温度
+ 85 C
- 安装风格
SMD/SMT
- 封装/箱体
X2SON-8
- 封装
Reel
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI(德州仪器) |
24+ |
SOP16208mil |
2317 |
只做原装,提供一站式配单服务,代工代料。BOM配单 |
|||
TI(德州仪器) |
24+ |
SOP16208mil |
2886 |
原装现货,免费供样,技术支持,原厂对接 |
|||
TI |
2016+ |
DIP |
3500 |
只做原装,假一罚十,公司可开17%增值税发票! |
|||
TI |
23+ |
NA |
20000 |
||||
TI |
24+ |
6000 |
原装现货,特价销售 |
||||
TI |
SOP-0.52 |
68500 |
一级代理 原装正品假一罚十价格优势长期供货 |
||||
TI |
23+ |
DIP |
65480 |
||||
TI |
23+ |
SOP16 |
5000 |
绝对全新原装!现货!特价!请放心订购! |
|||
TI/TEXAS |
NEW |
DIP |
8931 |
代理全系列销售, 全新原装正品,价格优势,长期供应,量大可订 |
|||
TI |
25+ |
SOP16 |
2500 |
百分百原装正品 真实公司现货库存 本公司只做原装 可 |
SN74F112芯片相关品牌
SN74F112规格书下载地址
SN74F112参数引脚图相关
- t4242
- t40
- t2222
- t2010
- t100k
- sw-262
- stm32f103
- stm32
- stk
- stc89c52rc
- stc12c5a60s2
- st70
- st18
- sst25vf040
- sr2m
- spwm
- spice模型
- spd
- sp3232
- soc
- SN74L42
- SN74HC
- SN74H87
- SN74H78
- SN74H74
- SN74H62
- SN74H61
- SN74H60
- SN74H00
- SN74F86
- SN74F74
- SN74F51
- SN74F38
- SN74F37
- SN74F36
- SN74F32
- SN74F30
- SN74F27
- SN74F21
- SN74F20
- SN74F138D
- SN74F126N
- SN74F126DRE4
- SN74F126DR
- SN74F126D
- SN74F125NSR
- SN74F125NE4
- SN74F125N
- SN74F125DRG4
- SN74F125DR
- SN74F125D
- SN74F11NSR
- SN74F11N
- SN74F11DR
- SN74F11D
- SN74F112NSR
- SN74F112N
- SN74F112DRG4
- SN74F112DR
- SN74F112D
- SN74F11
- SN74F10NSR
- SN74F10N
- SN74F10DR
- SN74F10D
- SN74F109N
- SN74F109DR
- SN74F109D
- SN74F1056D
- SN74F1016DWR
- SN74F1016DW
- SN74F10
- SN74F08NSR
- SN74F08NE4
- SN74F08N
- SN74F08DR
- SN74F08DBR
- SN74F08D
- SN74F08
- SN74F04NSR
- SN74F04N
- SN74F04DR
- SN74F04D
- SN74F04
- SN74F02
- SN74F00
- SN74F
- SN74BCT
- SN74AVC
- SN74AUC
- SN74AS
- SN74ALS
- SN74AHC
- SN74AC
- SN74ABT
- SN7497N
- SN7497
- SN7496N
- SN7496
- SN7495A
SN74F112数据表相关新闻
SN74F86DR
SN74F86DR
2024-5-21SN74F280BNSR
SN74F280BNSR
2023-7-14SN74CBTLV3126PWR中文产品资料功能描述
SN74CBTLV3126PWR中文产品资料
2022-6-6SN74CBTLV3257DBQR SSOP16 TI/德州仪器 编码器、解码器 全新现货 进口原装
SN74CBTLV3257DBQR SSOP16 TI/德州仪器 编码器、解码器 全新现货 进口原装
2021-8-20SN74GTL16612DL
安装类型 表面贴装型 封装/外壳 56-BSSOP（0.295，7.50mm 宽） 工作温度 -40°C ~ 85°C 供应商器件封装 56-SSOP 电流-输出高、低 32mA，64mA 电压-供电 3.15V ~ 3.45V 电路数 18 位
2021-7-13SN74CBTLV3257DR公司原装现货
SN74CBTLV3257DR公司原装现货
2019-12-25
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
