型号 功能描述 生产厂家 企业 LOGO 操作
PLL102-10

Low Skew Output Buffer

DESCRIPTION The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package. It has two outputs that are synchronized with the input. The synchronization is established via CLKOUT feed back to the

PLL

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS The PLL102-108 is a zero delay buffer that distributes a single-ended clock input to ten pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50, independent of the duty cycle at CLK_INT. The PLL can be bypassed for test purpose

PLL

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS The PLL102-108 is a zero delay buffer that distributes a single-ended clock input to ten pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50, independent of the duty cycle at CLK_INT. The PLL can be bypassed for test purpose

PLL

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS The PLL102-108 is a zero delay buffer that distributes a single-ended clock input to ten pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50, independent of the duty cycle at CLK_INT. The PLL can be bypassed for test purpose

PLL

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS The PLL102-108 is a zero delay buffer that distributes a single-ended clock input to ten pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50, independent of the duty cycle at CLK_INT. The PLL can be bypassed for test purpose

PLL

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS The PLL102-109 is a zero delay buffer that distributes a single-ended clock input to six pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50, independent of the duty cycle at CLK_INT. The PLL can be bypassed for test purpose

PLL

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS The PLL102-109 is a zero delay buffer that distributes a single-ended clock input to six pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50, independent of the duty cycle at CLK_INT. The PLL can be bypassed for test purpose

PLL

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS The PLL102-109 is a zero delay buffer that distributes a single-ended clock input to six pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50, independent of the duty cycle at CLK_INT. The PLL can be bypassed for test purpose

PLL

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS The PLL102-109 is a zero delay buffer that distributes a single-ended clock input to six pairs of differential clock outputs and one feedback clock output. Output signal duty cycles are adjusted to 50, independent of the duty cycle at CLK_INT. The PLL can be bypassed for test purpose

PLL

Low Skew Output Buffer

DESCRIPTION The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package. It has two outputs that are synchronized with the input. The synchronization is established via CLKOUT feed back to the

PLL

Low Skew Output Buffer

DESCRIPTION The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package. It has two outputs that are synchronized with the input. The synchronization is established via CLKOUT feed back to the

PLL

Programmable DDR Zero Delay Clock Driver

PLL

Programmable DDR Zero Delay Clock Driver

PLL

Low Skew Output Buffer

DESCRIPTION The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package. It has two outputs that are synchronized with the input. The synchronization is established via CLKOUT feed back to the

PLL

UNIVERSAL INPUT AC-DC OPEN FRAME SINGLE & MULTI-OUTPUT 100 WATTS INTERNAL SWITCHING POWER SUPPLIES

文件:361.06 Kbytes Page:2 Pages

HITRON

仲琦科技

Low Skew Output Buffer

文件:287.78 Kbytes Page:7 Pages

Micrel

麦瑞半导体

Low Skew Output Buffer

文件:287.78 Kbytes Page:7 Pages

Micrel

麦瑞半导体

Low Skew Output Buffer

文件:287.78 Kbytes Page:7 Pages

Micrel

麦瑞半导体

PLL102-10产品属性

  • 类型

    描述

  • 型号

    PLL102-10

  • 制造商

    PLL

  • 制造商全称

    PLL

  • 功能描述

    Low Skew Output Buffer

更新时间:2025-12-31 23:01:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
PHASELIN
24+
NA/
30
优势代理渠道,原装正品,可全系列订货开增值税票
PHASELI
24+
SSOP48
8000
只做自己库存 全新原装进口正品假一赔百 可开13%增
PHASELIN
0350+
SSOP48
30
一级代理,专注军工、汽车、医疗、工业、新能源、电力
ZCOMM
24+
SMD
1680
ZCOMM专营品牌进口原装现货假一赔十
23+
BGAQFP
8659
原装公司现货!原装正品价格优势.
PHASELIN
22+
SSOP48
20000
公司只做原装 品质保障
PHASELINK
25+23+
SSOP
36452
绝对原装正品全新进口深圳现货
16+
FBGA
4000
进口原装现货/价格优势!
PHASELIN
22+
SSOP48
5000
全新原装现货!自家库存!
24+
3000
公司存货

PLL102-10数据表相关新闻