位置:首页 > IC中文资料第4757页 > MK20
MK20价格
参考价格:¥266.0990
型号:MK20 品牌:HELLERMANN 备注:这里有MK20多少钱,2025年最近7天走势,今日出价,今日竞价,MK20批发/采购报价,MK20行情走势销售排行榜,MK20报价。型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
---|---|---|---|---|
MK20 | MK20/1 Series Reed Sensors Features: Cylindrical Reed Sensor, Choice of Cable Termination & Lengths available, Various Case Sizes Applications: Door & Window Contacts, With Magnetic Floats for Water Level Detection, Position Sensing | STANDEX | ||
Fast Ethernet Clock Source Description The MK2011 is the ideal way to generate clocks for Fast Ethernet cards or systems. It provides 20MHz, 25MHz, and 50MHz clocks. In an 8 pin SOIC, the MK2011 can save component count, board space, and cost over surface mount crystals and oscillators, and increase reliability by eliminat | ICST | |||
Fast Ethernet Clock Source Description The MK2011 is the ideal way to generate clocks for Fast Ethernet cards or systems. It provides 20MHz, 25MHz, and 50MHz clocks. In an 8 pin SOIC, the MK2011 can save component count, board space, and cost over surface mount crystals and oscillators, and increase reliability by eliminat | ICST | |||
Fast Ethernet Clock Source Description The MK2011 is the ideal way to generate clocks for Fast Ethernet cards or systems. It provides 20MHz, 25MHz, and 50MHz clocks. In an 8 pin SOIC, the MK2011 can save component count, board space, and cost over surface mount crystals and oscillators, and increase reliability by eliminat | ICST | |||
Fast Ethernet Clock Source Description The MK2014A is the ideal way to generate clocks for Fast Ethernet cards or systems. It provides 20MHz and 25MHz clocks from an inexpensive 14.31818 MHz crystal or clock. In an 8 pin SOIC, the MK2014A can save component count, board space, and cost over surface mount crystals and oscil | ICST | |||
Fast Ethernet Clock Source Description The MK2014A is the ideal way to generate clocks for Fast Ethernet cards or systems. It provides 20MHz and 25MHz clocks from an inexpensive 14.31818 MHz crystal or clock. In an 8 pin SOIC, the MK2014A can save component count, board space, and cost over surface mount crystals and oscil | ICST | |||
Communications Clock Monitor Description The MK2042-01 is designed to switch between two clock sources. The switching can be externally controlled by an input pin or configured to switch automatically if the primary input clock stops. The part also provides clock detection by reporting when the primary input clock has stoppe | ICST | |||
Communications Clock Monitor Description The MK2042-01 is designed to switch between two clock sources. The switching can be externally controlled by an input pin or configured to switch automatically if the primary input clock stops. The part also provides clock detection by reporting when the primary input clock has stoppe | ICST | |||
Communications Clock Monitor Description The MK2042-01 is designed to switch between two clock sources. The switching can be externally controlled by an input pin or configured to switch automatically if the primary input clock stops. The part also provides clock detection by reporting when the primary input clock has stoppe | ICST | |||
Communications Clock PLL Description The MK2049 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference and generates T1, E1, T3, E3, and OC3 frequencies. The device can also accept a T1, E1, T3, or E3 input clock and provide the same output for loop timing. All outputs are | ICST | |||
Communications Clock PLL Description The MK2049 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference and generates T1, E1, T3, E3, and OC3 frequencies. The device can also accept a T1, E1, T3, or E3 input clock and provide the same output for loop timing. All outputs are | ICST | |||
Communications Clock PLL Description The MK2049 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference and generates T1, E1, T3, E3, and OC3 frequencies. The device can also accept a T1, E1, T3, or E3 input clock and provide the same output for loop timing. All outputs are | ICST | |||
Communications Clock PLL Description The MK2049 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference and generates T1, E1, T3, E3, and OC3 frequencies. The device can also accept a T1, E1, T3, or E3 input clock and provide the same output for loop timing. All outputs are | ICST | |||
Communications Clock PLL Description The MK2049 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference and generates T1, E1, T3, E3, and OC3 frequencies. The device can also accept a T1, E1, T3, or E3 input clock and provide the same output for loop timing. All outputs are | ICST | |||
Communications Clock PLLs Description The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation | ICST | |||
Communications Clock PLLs Description The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation | ICST | |||
Communications Clock PLLs Description The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation | ICST | |||
Communications Clock PLLs Description The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation | ICST | |||
Communications Clock PLLs Description The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation | ICST | |||
Communications Clock PLLs Description The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation | ICST | |||
Communications Clock PLLs Description The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation | ICST | |||
Communications Clock PLLs Description The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation | ICST | |||
Communications Clock PLLs Description The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation | ICST | |||
3.3 V Communications Clock PLL Description The MK2049-34 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34 generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clocks freq | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL Features • Packaged in 20-pin SOIC • 3.3 V + 5 operation • Fixed I/O phase relationship on all selections • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 | RENESAS 瑞萨 | |||
3.3 Volt Communications Clock VCXO PLL Description The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34A generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clo | ICST | |||
3.3 Volt Communications Clock VCXO PLL Description The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34A generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clo | ICST | |||
3.3 Volt Communications Clock VCXO PLL Description The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34A generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clo | ICST | |||
3.3 V Communications Clock PLL Description The MK2049-34 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34 generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clocks freq | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL Features • Packaged in 20-pin SOIC • 3.3 V + 5 operation • Fixed I/O phase relationship on all selections • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 | RENESAS 瑞萨 | |||
3.3 V Communications Clock PLL Description The MK2049-34 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34 generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clocks freq | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL Features • Packaged in 20-pin SOIC • 3.3 V + 5 operation • Fixed I/O phase relationship on all selections • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 | RENESAS 瑞萨 | |||
3.3 V Communications Clock PLL Description The MK2049-35 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-35 generates T1, E1, T3, E3, OC3/3, Gigabit Ethernet, and other communications frequencies. This allows for the generation o | ICST | |||
3.3 V Communications Clock PLL Description The MK2049-35 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-35 generates T1, E1, T3, E3, OC3/3, Gigabit Ethernet, and other communications frequencies. This allows for the generation o | ICST | |||
3.3 V Communications Clock PLL Description The MK2049-35 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-35 generates T1, E1, T3, E3, OC3/3, Gigabit Ethernet, and other communications frequencies. This allows for the generation o | ICST | |||
3.3 V Communications Clock PLL Description The MK2049-36 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-36 generates T1, E1, T3, E3, OC3/3, Gigabit Ethernet, and other communications frequencies. This allows for the generation o | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20 pin SOIC • Pb (lead) free package • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock or | RENESAS 瑞萨 | |||
3.3 V Communications Clock PLL Description The MK2049-36 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-36 generates T1, E1, T3, E3, OC3/3, Gigabit Ethernet, and other communications frequencies. This allows for the generation o | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20 pin SOIC • Pb (lead) free package • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock or | RENESAS 瑞萨 | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20 pin SOIC • Pb (lead) free package • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock or | RENESAS 瑞萨 | |||
3.3 V Communications Clock PLL Description The MK2049-36 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-36 generates T1, E1, T3, E3, OC3/3, Gigabit Ethernet, and other communications frequencies. This allows for the generation o | ICST | |||
3.3V Communications Clock PLL Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO based and uses a pullable crystal to track signal wander and attenuate input jitter. The second PLL is a translator for frequency multiplication. | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20 pin SOIC • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz • Locks to | RENESAS 瑞萨 | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20-pin SOIC • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz • Locks to | RENESAS 瑞萨 | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20-pin SOIC • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz • Locks to | RENESAS 瑞萨 | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20-pin SOIC • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz • Locks to | RENESAS 瑞萨 | |||
3.3V Communications Clock PLL Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO based and uses a pullable crystal to track signal wander and attenuate input jitter. The second PLL is a translator for frequency multiplication. | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20 pin SOIC • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz • Locks to | RENESAS 瑞萨 | |||
3.3V Communications Clock PLL Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO based and uses a pullable crystal to track signal wander and attenuate input jitter. The second PLL is a translator for frequency multiplication. | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20 pin SOIC • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz • Locks to | RENESAS 瑞萨 | |||
3.3V Communications Clock PLL Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO based and uses a pullable crystal to track signal wander and attenuate input jitter. The second PLL is a translator for frequency multiplication. | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20 pin SOIC • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz • Locks to | RENESAS 瑞萨 | |||
3.3V Communications Clock PLL Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO based and uses a pullable crystal to track signal wander and attenuate input jitter. The second PLL is a translator for frequency multiplication. | ICST | |||
3.3 VOLT COMMUNICATIONS CLOCK PLL Features • Packaged in 20 pin SOIC • 3.3 V + 5 operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz • Locks to | RENESAS 瑞萨 | |||
Communications Clock Jitter Attenuator Description The MK2058-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module | ICST | |||
COMMUNICATIONS CLOCK JITTER ATTENUATOR Features • Excellent jitter attenuation for telecom clocks • Also serves as a general purpose clock jitter attenuator for distributed system clocks and recovered data or video clocks • 2:1 Input MUX for input reference clocks • No switching glitches on output • VCXO-based clock generation o | RENESAS 瑞萨 | |||
Communications Clock Jitter Attenuator Description The MK2058-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module | ICST | |||
COMMUNICATIONS CLOCK JITTER ATTENUATOR Features • Excellent jitter attenuation for telecom clocks • Also serves as a general purpose clock jitter attenuator for distributed system clocks and recovered data or video clocks • 2:1 Input MUX for input reference clocks • No switching glitches on output • VCXO-based clock generation o | RENESAS 瑞萨 | |||
COMMUNICATIONS CLOCK JITTER ATTENUATOR Features • Excellent jitter attenuation for telecom clocks • Also serves as a general purpose clock jitter attenuator for distributed system clocks and recovered data or video clocks • 2:1 Input MUX for input reference clocks • No switching glitches on output • VCXO-based clock generation o | RENESAS 瑞萨 | |||
Communications Clock Jitter Attenuator Description The MK2058-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module | ICST |
MK20产品属性
- 类型
描述
- 型号
MK20
- 制造商
HellermannTyton
- 功能描述
Bulk
- 制造商
HellermannTyton
- 功能描述
INSTALLATION TOOL PLASTIC
- 制造商
HellermannTyton
- 功能描述
INSTALLATION TOOL, PLASTIC
- 制造商
HELLERMANN TYTON
- 功能描述
INSTALLATION TOOL, PLASTIC;
- SVHC
No SVHC(19-Dec-2012); Accessory
- Type
Cable Management Tools; External
- Length/Height
170mm; For Use
- With
Cable Ties;
- Material
Plastic ;RoHS
- Compliant
NA
- 制造商
PCTEL
- 功能描述
ANTENNA HARDWARE/ACCESSORY
IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
恩XP |
25+ |
QFP-80 |
880000 |
明嘉莱只做原装正品现货 |
|||
Freescale(飞思卡尔) |
24+ |
标准封装 |
7751 |
我们只是原厂的搬运工 |
|||
FREESCALE/飞思卡尔 |
21+ |
BGA |
2000 |
百域芯优势 实单必成 可开13点增值税发票 |
|||
FREESCAL |
23+ |
BGAQFP |
8659 |
原装公司现货!原装正品价格优势. |
|||
ICS |
25+23+ |
SOP-20 |
35357 |
绝对原装正品全新进口深圳现货 |
|||
ICS |
22+ |
SOIC20 |
3000 |
原装正品,支持实单 |
|||
ICS |
25+ |
SOP20 |
3000 |
全新原装、诚信经营、公司现货销售! |
|||
FREESCALE |
21+ |
BGA121 |
10000 |
只做原装,质量保证 |
|||
恩XP |
23+ |
LQFP-100 |
12800 |
正规渠道,只有原装! |
|||
INTEGRATED DEVICE TECHNOLOGY ( |
1646 |
949 |
公司优势库存 热卖中! |
MK20芯片相关品牌
MK20规格书下载地址
MK20参数引脚图相关
- nrf24l01
- nfc芯片
- NFC
- ne555定时器
- ne555
- nand闪存
- n74
- n100
- mxt
- murata
- mt7201
- mt6795
- msm8625q
- msm7227a
- MP4
- MP3
- mos晶体管
- mos管
- MOSFET
- molex连接器
- MK2722
- MK2716S
- MK2716
- MK2712S
- MK2712
- MK2705
- MK2704S
- MK2704
- MK2703S
- MK2703B
- MK2703
- MK23-87
- MK23-80
- MK23-66
- MK23-46
- MK23-35
- MK212
- MK20DN128VMP5
- MK20DN128VLH5
- MK20DN128VLF5
- MK20DN128VFT5
- MK20DN128VFM5
- MK20-D-300W
- MK20-C-200W
- MK2069-04GILF
- MK2059-01SILF
- MK2058-01SILF
- MK2049-45SILF
- MK2049-45ASILF
- MK2049-36SILF
- MK2049-34SAILF
- MK2021-BL
- MK2014A
- MK2011S
- MK2011
- MK2001F
- MK2000FE
- MK20/2-B-100W
- MK20/1-C-100W
- MK20/1-B-100W
- MK-2.5V
- MK1EP-UA-DC24
- MK-19-27
- MK18-C-100W
- MK18-B-500W
- MK18-B-300W
- MK18-B-100W
- MK189
- MK185
- MK1822F
- MK17-C-2
- MK17-C-1
- MK17-B-3
- MK17-B-2
- MK17-B-1
- MK174
- MK173
- MK1725
- MK1709S
- MK1709
- MK1707S
- MK1707D
- MK1707
- MK1705A
- MK1704A
- MK16-D-2
- MK16-C-2
- MK16-C-1
- MK16-B-2
- MK1574
- MK150S
- MK-150
- MK150
- MK1449S
- MK1449B
- MK1442
- MK1434S
- MK1432S
- MK1432
- MK1422S
MK20数据表相关新闻
MK22FN256VDC12
MCIMX6L3EVN10AB S9KEAZN8ACTG MCIMX253DJM4A MK22FN256VDC12
2023-5-19MK1491-09FLN
MK1491-09FLN
2023-5-11MK20DN512VLL10一路原装价美
MK20DN512VLL10一路原装价美
2023-3-15MK11DN512AVLK5 ARM微控制器 - MCU Kinetis K11: 50MHz Cortex-M4 Performance MCU, 512KB Flash, 64KB SRAM, Anti-tamper, 80-LQFP
MK11DN512AVLK5
2022-4-27MK20DX64VFT5
类别 集成电路(IC) 嵌入式 - 微控制器 制造商 NXP USA Inc. 系列 Kinetis K20 包装 托盘 零件状态 有源 核心处理器 ARM? Cortex?-M4 内核规格 32-位 速度 50MHz 连接能力 I2C,IrDA,SPI,UART/USART,USB,USB OTG 外设 DMA,I2S,LVD,POR,PWM,WDT 程序存储容量 64KB(6
2021-3-9MK1575-01GLF 时钟发生器及支持产品
MK1575-01GLF 时钟发生器及支持产品
2020-12-21
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105