M 力学测量

8-BIT SYNCHRONOUS BINARY UP COUNTER

Description The MC10E/100E016 is a high−speed synchronous, presettable, cascadable 8−bit binary counter. Architecture and operation are the same as the MC10H016 in the MECL 10H™ family, extended to 8−bits, as shown in the logic symbol. Features • 700 MHz Min. Count Frequency • 1000 ps CLK

QUAD 4-INPUT OR/NOR GATE

The MC10E/100E101 is a quad 4-input OR/NOR gate. • 500ps Max. Propagation Delay • Extended 100E VEE Range of – 4.2V to – 5.46V • 75kΩ Input Pulldown Resistors

5V ECL Quad 4짯Input OR/NOR Gate

Description The MC10E/100E101 is a quad 4-input OR/NOR gate. The 100 Series contains temperature compensation. Features • 500 ps Max. Propagation Delay • PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V • NECL Mode Operating Range: VCC = 0 V with VEE = −4.2 V to −5.7

5V ECL Quad 4짯Input OR/NOR Gate

Description The MC10E/100E101 is a quad 4-input OR/NOR gate. The 100 Series contains temperature compensation. Features • 500 ps Max. Propagation Delay • PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V • NECL Mode Operating Range: VCC = 0 V with VEE = −4.2 V to −5.7

5V ECL Quad 4짯Input OR/NOR Gate

Description The MC10E/100E101 is a quad 4-input OR/NOR gate. The 100 Series contains temperature compensation. Features • 500 ps Max. Propagation Delay • PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V • NECL Mode Operating Range: VCC = 0 V with VEE = −4.2 V to −5.7

QUINT 2-INPUT AND/NAND GATE

Description The MC10E/100E104 is a quint 2-input AND/NAND gate. The function output F is the OR of all five AND gate outputs, while F is the NOR. The Q outputs need not be terminated if only the F outputs are to be used. The 100 Series contains temperature compensation. Features • 600 ps Max. P

QUINT 2-INPUT XOR/XNOR GATE

Description The MC10E/100E107 is a quint 2-input XOR/XNOR gate. The function output F is the OR of all five XOR outputs, while F is the NOR. The Q outputs need not be terminated if only the F outputs are to be used. The 100 Series contains temperature compensation. Features • 600 ps Maximum Pr

1:9 DIFFERENTIAL CLOCK DRIVER

Description The MC10E/100E111 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. It accepts one signal input, which can be either differential or else single-ended if the VBB output is used. The signal is fanned out to 9 identical differential outputs. An enable i

QUAD DRIVER

Description The MC10E/100E112 is a quad driver with two pairs of OR/NOR outputs from each gate, and a common, buffered enable input. Using the data inputs the device can serve as an ECL memory address fan-out driver. Using just the enable input, the device serves as a clock driver, although the M

QUINT DIFFERENTIAL LINE RECEIVER

Description The MC10E/100E116 is a quint differential line receiver with emitter-follower outputs. For applications which require bandwidths greater than that of the E116, the E416 device may be of interest. Active current sources plus a deep collector feature of the MOSAIC III process provide t

9-BIT BUFFER

Description The MC10E/100E122 is a 9-bit buffer. The device contains nine non-inverting buffer gates. The 100 Series contains temperature compensation. Features • 500 ps Max. Propagation Delay • PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V • NECL Mode Operating Range: VCC =

4-BIT D FLIP-FLOP

Description The MC10E/100E131 is a quad master-slave D-type flip-flop with differential outputs. Each flip-flop may be clocked separately by holding Common Clock (CC) LOW and using the Clock Enable (CE) inputs for clocking. Common clocking is achieved by holding the CE inputs LOW and using CC to

6-BIT UNIVERSAL UP/DOWN COUNTER

Description The MC10E/100E136 is a 6-bit synchronous, presettable, cascadable universal counter. The device generates a look-ahead-carry output and accepts a look-ahead-carry input. These two features allow for the cascading of multiple E136’s for wider bit width counters that operate at very nea

8-BIT RIPPLE COUNTER

Description The MC10E/100E137 is a very high speed binary ripple counter. The two least significant bits were designed with very fast edge rates while the more significant bits maintain standard ECLinPS™ output edge rates. This allows the counter to operate at very high frequencies while maintain

8-BIT SHIFT REGISTER

Description The MC10E/100E141 is an 8-bit full-function shift register. The E141 performs serial/parallel in and serial/parallel out, shifting in either direction. The eight inputs D0 − D7 accept parallel input data, while DL/DR accept serial input data for left/right shifting. The Qn outputs do

9-BIT SHIFT REGISTER

Description The MC10E/100E142 is a 9-bit shift register, designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out, shifting in one direction. The nine inputs D0 − D8 accept parallel input data, while S-IN accepts serial input data. The Qn output

9-BIT HOLD REGISTER

Description The MC10E/100E143 is a 9-bit holding register, designed with byte-parity applications in mind. The E143 holds current data or loads new data, with the nine inputs D0 − D8 accepting parallel input data. The SEL (Select) input pin is used to switch between the two modes of operation −

6-BIT D LATCH

Description The MC10E/100E150 contains six D-type latches with differential outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent and input data transitions propagate through to the output. A logic HIGH on either LEN1 or LEN2 (or both) latches the data. The Master Reset

6-BIT D REGISTER

Description The MC10E/100E151 contains 6 D-type, edge-triggered, master-slave flip-flops with differential outputs. Data enters the master when both CLK1 and CLK2 are LOW, and is transferred to the slave when CLK1 or CLK2 (or both) go HIGH. The asynchronous Master Reset (MR) makes all Q outputs g

5-BIT 2:1 MUX-LATCH

Description The MC10E/100E154 contains five 2:1 multiplexers followed by transparent latches with differential outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent, and output data is controlled by the multiplexer select control, SEL. A logic HIGH on either LEN1 or LEN2

5-BIT 2:1 MUX-LATCH

Description The MC10E/100E154 contains five 2:1 multiplexers followed by transparent latches with differential outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent, and output data is controlled by the multiplexer select control, SEL. A logic HIGH on either LEN1 or LEN2

6-BIT 2:1 MUX-LATCH

Description The MC10E/100E155 contains six 2:1 multiplexers followed by transparent latches with single−ended outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent, and output data is controlled by the multiplexer select control, SEL. A logic HIGH on either LEN1 or LEN2

3-BIT 4:1 MUX-LATCH

Description The MC10E/100E156 contains three 4:1 multiplexers followed by transparent latches with differential outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent, and output date is controlled by the multiplexer select controls (SEL0, SEL1). A logic HIGH on either LE

QUAD 2:1 MULTIPLEXER

The MC10E/100E157 contains four 2:1 multiplexers with differential outputs. The output data are controlled by the individual Select (SEL) inputs. The individual select control makes the devices well suited for random logic designs. • Individual Select Controls • 550ps Max. D to Output • 80

QUAD 2:1 MULTIPLEXER

Description The MC10E/100E157 contains four 2:1 multiplexers with differential outputs. The output data are controlled by the individual Select (SEL) inputs. The individual select control makes the devices well suited for random logic designs. The 100 Series contains temperature compensation.

QUAD 2:1 MULTIPLEXER

The MC10E/100E157 contains four 2:1 multiplexers with differential outputs. The output data are controlled by the individual Select (SEL) inputs. The individual select control makes the devices well suited for random logic designs. • Individual Select Controls • 550ps Max. D to Output • 80

QUAD 2:1 MULTIPLEXER

The MC10E/100E157 contains four 2:1 multiplexers with differential outputs. The output data are controlled by the individual Select (SEL) inputs. The individual select control makes the devices well suited for random logic designs. • Individual Select Controls • 550ps Max. D to Output • 80

5-BIT 2:1 MULTIPLEXER

Description The MC10E/100E158 contains five 2:1 multiplexers with differential outputs. The output data are controlled by the Select input (SEL). The 100 Series contains temperature compensation. Features • 600 ps Max. D to Output • 800 ps Max. SEL to Output • Differential Outputs • One VCC

12-BIT PARITY GENERATOR/CHECKER

The MC10E/100E160 is a 12-bit parity generator/checker. The Q output is HIGH when an odd number of inputs are HIGH. A HIGH on the Enable input (EN) forces the Q output LOW. The 100 Series contains temperature compensation. • Provides Odd-HIGH Parity of 12 Inputs • Shiftable Output Register with

2-BIT 8:1 MULTIPLEXER

Description The MC10E/100E163 contains two 8:1 multiplexers with differential outputs and common select inputs. The select inputs (SEL0, 1, 2) control which one of the eight data inputs (A0 − A7, B0 − B7) is propagated to the output. The 100 Series contains temperature compensation. Features •

16:1 MULTIPLEXER

Description The MC10E/100E164 is a 16:1 multiplexer with a differential output. The select inputs (SEL0, 1, 2, 3 ) control which one of the sixteen data inputs (A0 − A15) is propagated to the output. Special attention to the design layout results in a typical skew between the 16 inputs of only 5

9-BIT MAGNITUDE COMPARATOR

Description The MC10E/100E166 is a 9-bit magnitude comparator which compares the binary value of two 9-bit words and indicates whether one word is greater than, or equal to, the other. The 100 Series contains temperature compensation Features • 1100 ps Max. A = B • PECL Mode Operating Range:

3M Scotch-Weld Metal Instant Adhesive MC100

文件：129.3 Kbytes Page：4 Pages

包装：盒 描述：SCOTCH-WELD METAL INSTANT ADHESI 胶带，粘合剂，材料 胶，粘合剂，敷料器

包装：盒 描述：SCOTCH-WELD METAL INSTANT ADHESI 胶带，粘合剂，材料 胶，粘合剂，敷料器

6-INPUT GATES

文件：192.11 Kbytes Page：4 Pages

6-INPUT GATES

文件：192.11 Kbytes Page：4 Pages

6-INPUT GATES

文件：192.11 Kbytes Page：4 Pages

6-INPUT GATES

文件：192.11 Kbytes Page：4 Pages

电位器

可调电阻/电位器

CONDUCTIVE PLASTIC 3 TURNS TYPE

文件：73.75 Kbytes Page：2 Pages

CONDUCTIVE PLASTIC 3 TURNS TYPE

文件：73.75 Kbytes Page：2 Pages

CONDUCTIVE PLASTIC 3 TURNS TYPE

文件：73.75 Kbytes Page：2 Pages

Steckbare Anschlussklemmen, Raster 5,08 mm

文件：99.57 Kbytes Page：1 Pages

Pluggable terminal blocks on pin headers, pitch 5.08 mm

文件：794.34 Kbytes Page：3 Pages

Pluggable terminal blocks on pin headers, pitch 5.08 mm

文件：794.34 Kbytes Page：3 Pages

Steckbare Anschlussklemmen, Raster 5,08 mm

文件：99.57 Kbytes Page：1 Pages

Pluggable terminal blocks on pin headers, pitch 5.08 mm

文件：794.34 Kbytes Page：3 Pages

Steckbare Anschlussklemmen, Raster 5,08 mm

文件：99.57 Kbytes Page：1 Pages

Pluggable terminal blocks on pin headers, pitch 5.08 mm

文件：794.34 Kbytes Page：3 Pages

Steckbare Anschlussklemmen, Raster 5,08 mm

文件：99.57 Kbytes Page：1 Pages

Pluggable terminal blocks on pin headers, pitch 5.08 mm

文件：794.34 Kbytes Page：3 Pages

Steckbare Anschlussklemmen, Raster 5,08 mm

文件：99.57 Kbytes Page：1 Pages

Pluggable terminal blocks on pin headers, pitch 5.08 mm

文件：794.34 Kbytes Page：3 Pages

Steckbare Anschlussklemmen, Raster 5,08 mm

文件：99.57 Kbytes Page：1 Pages

Pluggable terminal blocks on pin headers, pitch 5.08 mm

文件：794.34 Kbytes Page：3 Pages

Steckbare Anschlussklemmen, Raster 5,08 mm

文件：99.57 Kbytes Page：1 Pages

Pluggable terminal blocks on pin headers, pitch 5.08 mm

文件：794.34 Kbytes Page：3 Pages