型号 功能描述 生产厂家 企业 LOGO 操作

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

The SN54 /74LS112A dual JKflip-flop features individual J, K, clock, and asynchronousset and clear inputs to each flip-flop. When the clock goes HIGH,the inputs are enabled and data will be accepted. The logic level of the Jand K inputs may be allowed to change when the clock pulse is HIGH and the

MOTOROLA

摩托罗拉

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

General Description This device contains two independent negative-edge-trig gered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the tra

FAIRCHILD

仙童半导体

Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)

● Quadrupie 2-Input Positive NAND Gates ● Quadruple 2-Input Positive NAND Gates (with Open Collector Output) (Continue....)

HITACHIHitachi Semiconductor

日立日立公司

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

General Description This device contains two independent negative-edge-trig gered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the tra

FAIRCHILD

仙童半导体

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

文件:300.4 Kbytes Page:9 Pages

TI

德州仪器

替换型号 功能描述 生产厂家 企业 LOGO 操作

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

MOTOROLA

摩托罗拉

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

TI

德州仪器

Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)

HITACHIHitachi Semiconductor

日立日立公司

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

FAIRCHILD

仙童半导体

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

FAIRCHILD

仙童半导体

DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS

NSC

国半

Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)

HITACHIHitachi Semiconductor

日立日立公司

Ouadruple 2-input Positive NAND Gates

HITACHIHitachi Semiconductor

日立日立公司

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR

TI

德州仪器

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

TI

德州仪器

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

TI

德州仪器

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR

TI

德州仪器

SN74LS112AJ产品属性

  • 类型

    描述

  • 型号

    SN74LS112AJ

  • 制造商

    Motorola Inc

更新时间:2026-1-28 10:50:02
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
HIT
24+
SMD
20000
一级代理原装现货假一罚十
HIT
25+
DIP
4500
全新原装、诚信经营、公司现货销售
Rochester
25+
电联咨询
7800
公司现货,提供拆样技术支持
SIGNETICS
23+
DIP-16
9856
原装正品,假一罚百!
ti
24+
N/A
6980
原装现货,可开13%税票
74LS112PC
25+
3
3
24+
5000
公司存货
TI
25+
-
22412
原装正品现货,原厂订货,可支持含税原型号开票。
TI
SOP
650
正品原装--自家现货-实单可谈
NS
25+
SOP3。9
4500
原装正品!现货热卖!

SN74LS112AJ数据表相关新闻