型号 功能描述 生产厂家 企业 LOGO 操作

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

The SN54 /74LS112A dual JKflip-flop features individual J, K, clock, and asynchronousset and clear inputs to each flip-flop. When the clock goes HIGH,the inputs are enabled and data will be accepted. The logic level of the Jand K inputs may be allowed to change when the clock pulse is HIGH and the

Motorola

摩托罗拉

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

General Description This device contains two independent negative-edge-trig gered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the tra

Fairchild

仙童半导体

Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)

● Quadrupie 2-Input Positive NAND Gates ● Quadruple 2-Input Positive NAND Gates (with Open Collector Output) (Continue....)

HitachiHitachi Semiconductor

日立日立公司

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

General Description This device contains two independent negative-edge-trig gered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the tra

Fairchild

仙童半导体

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

文件:300.4 Kbytes Page:9 Pages

TI

德州仪器

替换型号 功能描述 生产厂家 企业 LOGO 操作

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Motorola

摩托罗拉

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

TI

德州仪器

Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)

HitachiHitachi Semiconductor

日立日立公司

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

Fairchild

仙童半导体

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

Fairchild

仙童半导体

DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS

NSC

国半

Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)

HitachiHitachi Semiconductor

日立日立公司

Ouadruple 2-input Positive NAND Gates

HitachiHitachi Semiconductor

日立日立公司

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR

TI

德州仪器

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

TI

德州仪器

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

TI

德州仪器

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR

TI

德州仪器

更新时间:2025-12-16 23:01:02
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
N/A
24+
NA/
500
优势代理渠道,原装正品,可全系列订货开增值税票
RENESAS(瑞萨)/IDT
24+
7350
现货供应,当天可交货!免费送样,原厂技术支持!!!
MOT
23+
NA
20000
全新原装假一赔十
FAIRCHILDSEMICONDUCTOR
24+
NA
80000
只做自己库存 全新原装进口正品假一赔百 可开13%增
TI/德州仪器
25+
DIP
54648
百分百原装现货 实单必成 欢迎询价
SSS
DIP16
6
一级代理,专注军工、汽车、医疗、工业、新能源、电力
HIT
24+
SMD
20000
一级代理原装现货假一罚十
MAT
24+
DIP
90
只做原装正品现货 欢迎来电查询15919825718
FSA
05+
100
原装正品
SIGNETICS
23+
DIP-16
9856
原装正品,假一罚百!

M74LS112AP数据表相关新闻