型号 功能描述 生产厂家 企业 LOGO 操作
74LV10

Triple 3-input NAND gate

DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi

Philips

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K

Philips

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K

Philips

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K

Philips

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K

Philips

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K

Philips

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K

Philips

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V •

Philips

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V •

Philips

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V •

Philips

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V •

Philips

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V •

Philips

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V •

Philips

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi

Philips

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi

Philips

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi

Philips

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi

Philips

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi

Philips

飞利浦

74LV10产品属性

  • 类型

    描述

  • 型号

    74LV10

  • 制造商

    PHILIPS

  • 制造商全称

    NXP Semiconductors

  • 功能描述

    Triple 3-input NAND gate

更新时间:2025-12-29 22:50:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
PHI
23+
NA
20000
全新原装假一赔十
恩XP
24+
SOP14
80000
只做自己库存 全新原装进口正品假一赔百 可开13%增
TI
24+/25+
SOP
1000
原装正品现货库存价优
TI
2018+
SOP
26976
代理原装现货/特价热卖!
PHI
24+
TSSOP14
25843
公司原厂原装现货假一罚十!特价出售!强势库存!
ti
23+
NA
2416
专做原装正品,假一罚百!
25+
5000
百分百原装正品 真实公司现货库存 本公司只做原装 可
TI/TEXAS
NEW
TSSOP
8931
代理全系列销售,全新原装正品,价格优势,长期供应,量大可订
ph
24+
N/A
6980
原装现货,可开13%税票
PHI
00+
TSSOP14
268
全新原装100真实现货供应

74LV10芯片相关品牌

74LV10数据表相关新闻