位置：首页 > IC中文资料第11710页 > 74LV10
| 型号 | 功能描述 | 生产厂家&企业 | LOGO | 操作 |
|---|---|---|---|---|
74LV10 | Triple 3-input NAND gate DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi | Philips 飞利浦 |   | |
Dual JK flip-flop with reset; negative-edge trigger DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K | Philips 飞利浦 | | ||
Dual JK flip-flop with reset; negative-edge trigger DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K | Philips 飞利浦 | | ||
Dual JK flip-flop with reset; negative-edge trigger DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K | Philips 飞利浦 | | ||
Dual JK flip-flop with reset; negative-edge trigger DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K | Philips 飞利浦 | | ||
Dual JK flip-flop with reset; negative-edge trigger DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K | Philips 飞利浦 | | ||
Dual JK flip-flop with reset; negative-edge trigger DESCRIPTION The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107. The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs. The J and K | Philips 飞利浦 | | ||
Dual JK flip-flop with set and reset; positive-edge trigger DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V • | Philips 飞利浦 | | ||
Dual JK flip-flop with set and reset; positive-edge trigger DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V • | Philips 飞利浦 | | ||
Dual JK flip-flop with set and reset; positive-edge trigger DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V • | Philips 飞利浦 | | ||
Dual JK flip-flop with set and reset; positive-edge trigger DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V • | Philips 飞利浦 | | ||
Dual JK flip-flop with set and reset; positive-edge trigger DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V • | Philips 飞利浦 | | ||
Dual JK flip-flop with set and reset; positive-edge trigger DESCRIPTION The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. FEATURES • Optimized for low voltage applications: 1.0 to 3.6 V • | Philips 飞利浦 | | ||
Triple 3-input NAND gate DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi | Philips 飞利浦 | | ||
Triple 3-input NAND gate DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi | Philips 飞利浦 | | ||
Triple 3-input NAND gate DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi | Philips 飞利浦 | | ||
Triple 3-input NAND gate DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi | Philips 飞利浦 | | ||
Triple 3-input NAND gate DESCRIPTION The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10. The 74LV10 provides the 3-input NAND function. FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typi | Philips 飞利浦 | |
74LV10产品属性
- 类型
描述
- 型号
74LV10
- 制造商
PHILIPS
- 制造商全称
NXP Semiconductors
- 功能描述
Triple 3-input NAND gate
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
PHI |
24+ |
TSSOP14 |
2987 |
只售原装自家现货!诚信经营!欢迎来电! |
|||
PHI |
24+ |
TSSOP14 |
25843 |
公司原厂原装现货假一罚十!特价出售!强势库存! |
|||
恩XP |
24+ |
SOP14 |
80000 |
只做自己库存 全新原装进口正品假一赔百 可开13%增 |
|||
TI/德州仪器 |
23+ |
TSSOP14 |
4600 |
原厂授权代理,海外优势订货渠道。可提供大量库存,详 |
|||
PHI |
25+ |
TSSOP14 |
307 |
⊙⊙新加坡大量现货库存,深圳常备现货!欢迎查询!⊙ |
|||
PHI |
2447 |
SOP |
100500 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
|||
TI |
2023+ |
TSSOP16 |
50000 |
原装现货 |
|||
PHI |
00+ |
TSSOP14 |
268 |
全新原装100真实现货供应 |
|||
TI/德州仪器 |
22+ |
TSSOP14 |
25000 |
只做原装,原装,假一罚十 |
|||
PHI |
23+ |
NA |
20000 |
全新原装假一赔十 |
74LV10规格书下载地址
74LV10参数引脚图相关
- 8位移位寄存器
- 89c51
- 89c2051
- 88e6060
- 8550
- 8510c
- 8486
- 8390
- 8255
- 822j
- 8171
- 815ept
- 8100c
- 8051
- 8024
- 7号电池
- 7994
- 7805
- 7756
- 7705ac
- 74LV157
- 74LV154
- 74LV153
- 74LV14N
- 74LV14D
- 74LV14A
- 74LV14
- 74LV139
- 74LV138
- 74LV132
- 74LV126
- 74LV125
- 74LV123
- 74LV11PWDH
- 74LV11PW
- 74LV11N
- 74LV11D-T
- 74LV11DB-T
- 74LV11DB
- 74LV11D
- 74LV11
- 74LV10N
- 74LV10D
- 74LV109DB
- 74LV109D
- 74LV109
- 74LV107PW-T
- 74LV107PWDH
- 74LV107PW
- 74LV107N
- 74LV107D-T
- 74LV107DB-T
- 74LV107DB
- 74LV107D
- 74LV107
- 74LV08PW-T
- 74LV08PW-Q100,118
- 74LV08PWDH
- 74LV08PW/AUJ
- 74LV08PW,118
- 74LV08PW,112
- 74LV08PW
- 74LV08N,112
- 74LV08N
- 74LV08DB
- 74LV08D112
- 74LV08D,118-CUT TAPE
- 74LV08D,118
- 74LV08D,112
- 74LV08D
- 74LV08ATELL-E
- 74LV08AT14-13
- 74LV08AS14-13
- 74LV08A
- 74LV08
- 74LV07ATELL-E
- 74LV07A
- 74LV06A
- 74LV05A
- 74LV04N
- 74LV04D
- 74LV04A
- 74LV04
- 74LV03N
- 74LV03D
- 74LV03
- 74LV02N
- 74LV02D
- 74LV02A
- 74LV02
- 74LV00N
- 74LV00D
74LV10数据表相关新闻
74LS26
www.jskj-ic.com
2021-9-1674LV4051PW TSSOP-16 NXP/恩智浦 模拟开关IC
原装正品现货供应 0755-28892389/13713856319；QQ:2639752116；微信：13713856319；
2021-4-2974LV4051PW TSSOP-16 NXP/恩智浦 模拟开关IC 原装正品 自家现货
原装正品现货供应 0755-28892389/13713856319；QQ:2639752116；微信：13713856319；
2021-4-2374LS386PC，74LS38PC，74LS38SC，74LS393DC，74LS393PC，74LS393SC，74LS395DC，74LS395PC，74LS40DC，74LS40PC，74LS42DC，74LS42PC，74LS447PC，74LS47PC，74LS48PC，74LS49PC，74LS502DC，74LS502PC，74LS503SC
74LS386PC，74LS38PC，74LS38SC，74LS393DC，74LS393PC，74LS393SC，74LS395DC，74LS395PC，74LS40DC，74LS40PC，74LS42DC，74LS42PC，74LS447PC，74LS47PC，74LS48PC，74LS49PC，74LS502DC，74LS502PC，74LS503SC
2019-12-1574LVC04AD百分百进口原装现货
瀚佳科技(深圳)有限公司 专业为工厂一站式BOM配单服务
2019-3-474LS90-十进制计数器;十二分频计数器;4位二进制计数器
74LS90：十进制计数器;十二分频计数器;4位二进制计数器 SN54/74LS90，SN54/74LS92和SN54/74LS93高速4位波纹型计数器，分割成两部分。每个计数器都有一个鸿沟由两节和一个分五（LS90），除以六（LS92）或 除以个（LS93）部分是由高向低过渡触发时钟输入。每一节都可以单独使用，或绑在了一起（问到CP），形成BCD，双向五元，模12模16计数器。所有 计数器有一个2输入门控主复位（清除），和LS90还有一个2输入与门控主设定（预设9）。 特点： •低功耗。通常为45兆瓦
2012-11-9
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
