71V124SA价格

参考价格:¥8.9351

型号:71V124SA10PHG 品牌:IDT 备注:这里有71V124SA多少钱,2025年最近7天走势,今日出价,今日竞价,71V124SA批发/采购报价,71V124SA行情走势销售排行榜,71V124SA报价。
型号 功能描述 生产厂家 企业 LOGO 操作
71V124SA

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

3.3V CMOS Static RAM1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Features ◆ 128K x 8 advanced high-speed CMOS static RAM ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise ◆ Equal access and cycle times – Commercial: 10/12/15ns – Industrial: 10/12/15ns ◆ One Chip Select plus one Output Enable pin ◆ Inputs and outputs are LVTTL-compatible

RENESAS

瑞萨

封装/外壳:32-SOIC(0.400",10.16mm 宽) 包装:管件 描述:IC SRAM 1MBIT PARALLEL 32TSOP II 集成电路(IC) 存储器

ETC

知名厂家

封装/外壳:32-SOIC(0.400",10.16mm 宽) 包装:管件 描述:IC SRAM 1MBIT PARALLEL 32TSOP II 集成电路(IC) 存储器

ETC

知名厂家

3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout

Description The IDT71V124 is a 1,048,576-bit high-speed static RAM organized as 128K x 8. It is fabricated using IDT’s high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for

IDT

3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout

Description The IDT71V124 is a 1,048,576-bit high-speed static RAM organized as 128K x 8. It is fabricated using IDT’s high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for

IDT

Supports the ATmega2560, ATmega1280 and ATmega640

文件:704.79 Kbytes Page:17 Pages

Atmel

爱特梅尔

STK503 User Guide

文件:704.79 Kbytes Page:17 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

71V124SA产品属性

  • 类型

    描述

  • 型号

    71V124SA

  • 制造商

    Integrated Device Technology Inc

  • 功能描述

    SRAM Chip Async Single 3.3V 1M-Bit 128K x 8 10ns 32-Pin TSOP-II Tube

更新时间:2025-12-26 15:35:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
IDT
2005
SOP32
1264
原装现货海量库存欢迎咨询
RENESAS/瑞萨
25+
TSOP-32
32360
RENESAS/瑞萨全新特价71V124SA12PHGI即刻询购立享优惠#长期有货
IDT
25+
SOJ32
1000
全新原装正品支持含税
IDT
16+
7917
进口原装正品
IDT
24+
NA
80000
只做自己库存 全新原装进口正品假一赔百 可开13%增
IDT
23+
NA
7917
原装正品代理渠道价格优势
IDT
25+
SOP32
4500
全新原装、诚信经营、公司现货销售
IDT
00/01+
ZIP-32
56
全新原装100真实现货供应
IDT
0250+
SOJ32
1000
原装正品
RENESAS(瑞萨)/IDT
2447
TSOPII-32
315000
23个/管一级代理专营品牌!原装正品,优势现货,长期

71V124SA数据表相关新闻