位置:首页 > IC中文资料 > UR5596

型号 功能描述 生产厂家 企业 LOGO 操作
UR5596

MOS IC

DESCRIPTION The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to pro

UTC

友顺

UR5596

DDR TERMINATION REGULATOR

DESCRIPTION The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to pro

UTC

友顺

UR5596

DDR TERMINATION REGULATOR

The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to provideexcellent r • Source and sink current \n• Low output voltage offset \n• No external resistors required \n• Linear topology \n• Suspend To Ram (STR) functionality \n• Low external component count \n• Thermal shutdown protection;

UTC

友顺

UR5596

DDR TERMINATION REGULATOR

文件:218.33 Kbytes Page:12 Pages

ETL

亚历电子

UR5596

DDR TERMINATION REGULATOR

文件:219.14 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

DESCRIPTION The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to pro

UTC

友顺

DDR TERMINATION REGULATOR

DESCRIPTION The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to pro

UTC

友顺

DDR TERMINATION REGULATOR

DESCRIPTION The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to pro

UTC

友顺

MOS IC

DESCRIPTION The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to pro

UTC

友顺

MOS IC

DESCRIPTION The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to pro

UTC

友顺

MOS IC

DESCRIPTION The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to pro

UTC

友顺

MOS IC

DESCRIPTION The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to pro

UTC

友顺

DDR TERMINATION REGULATOR

文件:219.14 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:223.86 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:223.86 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:219.14 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:223.86 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:219.14 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:223.86 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:223.86 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:223.86 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:219.14 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:218.33 Kbytes Page:12 Pages

ETL

亚历电子

DDR TERMINATION REGULATOR

文件:218.33 Kbytes Page:12 Pages

ETL

亚历电子

DDR TERMINATION REGULATOR

文件:219.14 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:223.86 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:223.86 Kbytes Page:12 Pages

UTC

友顺

DDR TERMINATION REGULATOR

文件:218.33 Kbytes Page:12 Pages

ETL

亚历电子

DDR TERMINATION REGULATOR

文件:218.33 Kbytes Page:12 Pages

ETL

亚历电子

DDR TERMINATION REGULATOR

文件:223.86 Kbytes Page:12 Pages

UTC

友顺

Street Fire HEI Module

文件:222 Kbytes Page:2 Pages

MALLORY

UR5596产品属性

  • 类型

    描述

  • Vin(Range):

    2.2V~5.5V

  • Vref(Typ):

    0.9V or 1.25V

  • Iout:

    1.5A

  • package:

    SOP-8HSOP-8

更新时间:2026-7-23 22:58:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
UTC
2016+
SOP8
4262
只做原装,假一罚十,公司可开17%增值税发票!
UTC/友顺
2223+
SOP-8
26800
只做原装正品假一赔十为客户做到零风险
UTC
24+
SOP8管装
6000
深圳原装现货价格优势
UTC/友顺
25+
SOP8
15000
全新原装现货,价格优势
UTC/友顺
2450+
SOP-8
8850
只做原装正品假一赔十为客户做到零风险!!
UTC/友顺
25+
NA
880000
明嘉莱只做原装正品现货
UTC/友顺
26+
SOP-8
4262
原厂全新正品旗舰店优势现货
UTC/友顺
25+
4135
本公司 只做全新原装正品
UTC
25+
2
公司优势库存 热卖中!
UTC/友顺
2403+
SOP-8
11809
原装现货!欢迎随时咨询!

UR5596数据表相关新闻