| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
RC210 | SINGLE PHASE 2.0 AMPS. SILICON BRIDGE RECTIFIERS FEATURES * Ideal for printed circuit board * High Surge Current Capability * Reliable low cost construction echnique results in inexpensive product | JGD 固锝电子 | ||
RC210 | VersaClock® 7 可编程时钟产生器系列 RC21xxxA(RC21012A 和 RC21008A)属于瑞萨电子的 VersaClock® 7 可编程时钟发生器系列。它适用于高性能计算、数据通信和工业应用,时钟晶片需紧靠 PHY、Switch、ASIC 或 FPGA以符合主晶片对抖动性能的要求,这些应用都需要具有 150fs 标准 RMS 抖动性能的参考时钟。\n\n多达 27 种配置可在多种设计中重复使用,可储存在晶片上一次性可编程 (OTP) 储存器或外部 I2C EEPROM 中。也可以支持备用输入时钟,在需要时用作参考时钟。 • 1.8V/2.5V/3.3V 灵活工作电压\n• 标准的 150fs RMS 12k-20MHz 相位抖动\n• 具有集成震荡晶体 5/8/12 路输出的选项\n• 1kHz-650MHz LVDS/LP-HCSL 输出\n• 1kHz-200MHz LVCMOS 输出\n• 可编程硬件配置选择引脚\n• 符合 PCIe Gen5/6 标准\n• 节省空间的封装 4 x 4mm、5x5 mm、6x6 mm\n• 集成震荡晶体进而节省空间并实现 BOM 优化; | RENESAS 瑞萨 | ||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
Evaluation Board Manual Features ■ Crystal or Crystal overdrive (REFIN) via SMA ■ Available sense lines on Crystal Overdrive and CLKIN ■ Onboard I2C and SPI communications ■ Four GPIs and five GPIOs ■ GPI/GPIO LED indicator and DIP switch ■ Test points on outputs for Hi-Z probes ■ Jumper selectable voltage setting | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
Evaluation Board Manual Features ■ Crystal or Crystal overdrive (REFIN) via SMA ■ Available sense lines on Crystal Overdrive and CLKIN ■ Onboard I2C and SPI communications ■ Four GPIs and five GPIOs ■ GPI/GPIO LED indicator and DIP switch ■ Test points on outputs for Hi-Z probes ■ Jumper selectable voltage setting | RENESAS 瑞萨 | |||
Evaluation Board Manual Features ■ Crystal or Crystal overdrive (REFIN) via SMA ■ Available sense lines on Crystal Overdrive and CLKIN ■ Onboard I2C and SPI communications ■ Four GPIs and five GPIOs ■ GPI/GPIO LED indicator and DIP switch ■ Test points on outputs for Hi-Z probes ■ Jumper selectable voltage setting | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family ▪ 169fs RMS phase jitter at 156.25MHz (typ.) ▪ PCIe® Gen7 Common Clock jitter: 8fs RMS (typ.) ▪ PCIe SRIS and SRNS support ▪ 1kHz to 200MHz LVCMOS outputs ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ LP-HCSL integrates 100 or 85 terminations ▪ Simple AC-coupling to LVPECL and CML ▪ Programmabl | RENESAS 瑞萨 | |||
Evaluation Board Manual Features ■ Crystal or Crystal overdrive (REFIN) via SMA ■ Available sense lines on Crystal Overdrive and CLKIN ■ Onboard I2C and SPI communications ■ Four GPIs and five GPIOs ■ GPI/GPIO LED indicator and DIP switch ■ Test points on outputs for Hi-Z probes ■ Jumper selectable voltage setting | RENESAS 瑞萨 | |||
VersaClock 7 Programmable Clock Generator Family Features ▪ 169fs RMS phase jitter (10kHz - 20MHz, 156.25MHz) ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ PCIe SRIS and SRNS support ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs ▪ 1kHz to 200MHz LVCMOS outputs ▪ Simple AC-coupling to LVPECL and CML ▪ LP-HCSL integrates 100 or 85 terminations ▪ Pr | RENESAS 瑞萨 | |||
Rate Indicator 文件:134.11 Kbytes Page:1 Pages | SELEC | |||
包装:散装 描述:VC7 - 8 OUTPUTS PROGRAMMING BOAR 开发板,套件,编程器 编程器,仿真器和调试器 | RENESAS 瑞萨 | |||
包装:托盘 描述:IC CLOCK JITTER PCIE 40VFQFPN 集成电路(IC) 时钟发生器,PLL,频率合成器 | RENESAS 瑞萨 | |||
Rate Indicator 文件:143.18 Kbytes Page:1 Pages | SELEC | |||
Rate Indicator 文件:168.88 Kbytes Page:1 Pages | SELEC | |||
SILICON POWER TRANSISTORS 5 AMPERES 25 VOLTS 12.5 WATTS SILICON POWER TRANSISTORS 5 AMPERES 25 VOLTS 12.5 WATTS MJD200 NPN MJD210 PNP NPN/PNP Silicon DPAK For Surface Mount Applications . . . designed for low voltage, low–power, high–gain audio amplifier applications. • Collector–Emitter Sustaining Voltage —VCEO(sus)= 25 Vdc (Min) @ IC= 10 mAdc | MOTOROLA 摩托罗拉 | |||
5 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON 25 VOLTS 15 WATTS Complementary Silicon Power Plastic Transistors . . . designed for low voltage, low–power, high–gain audio amplifier applications. • Collector–Emitter Sustaining Voltage — VCEO(sus) = 25 Vdc (Min) @ IC = 10 mAdc • High DC Current Gain — hFE = 70 (Min) @ IC = 500 mAdc High | MOTOROLA 摩托罗拉 |
RC210产品属性
- 类型
描述
- Outputs (#):
16
- Output Type:
LP-HCSL
- Output Freq Range (MHz):
0.001 - 650
- Input Freq (MHz):
1 - 650
- Inputs (#):
4
- Input Type:
Crystal
- Output Banks (#):
6
- Core Voltage (V):
1.8
- Output Voltage (V):
1.8
- Phase Jitter Typ RMS (ps):
0.15
- Output Skew (ps):
30
- Prog. Clock:
Yes
- Prog. Interface:
EEPROM
- Reference Output:
No
- Spread Spectrum:
Yes
- Package Area (mm²):
25
- Pkg. Dimensions (mm):
5.0 x 5.0 x 0.9
- Temp. Range:
-40 to 85°C
- Pkg. Type:
LGA
- Lead Count (#):
40
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
IAM |
25+ |
SMD |
9800 |
全新原装现货,假一赔十 |
|||
RENESAS(瑞萨)/IDT |
26+ |
- |
9800 |
原装认证优势库存-更多原厂可发 |
|||
Renesas Electronics Corporatio |
24+25+ |
16500 |
全新原厂原装现货!受权代理!可送样可提供技术支持! |
||||
RENESAS/瑞萨 |
2450+ |
QFN |
9850 |
只做原厂原装正品现货或订货假一赔十! |
|||
25+ |
25000 |
只做原装正品 |
|||||
24+ |
5000 |
公司存货 |
|||||
IAM |
25+ |
SMD |
90000 |
全新原装现货 |
|||
RENESAS |
24+ |
SMD |
8500 |
郑重承诺只做原装进口现货 |
|||
26+ |
N/A |
82000 |
一级代理-主营优势-实惠价格-不悔选择 |
||||
IDT/RENESAS |
25+ |
NA |
24500 |
瑞萨全系列在售 |
RC210芯片相关品牌
RC210规格书下载地址
RC210参数引脚图相关
- s8050三极管
- s8050
- s7-200
- s7200
- s5230
- s510b
- s1100
- s101
- s007
- rtl8100c
- rs触发器
- rohs指令
- ROHS
- ricoh
- rf开关
- rfid技术
- rfid
- rc正弦波振荡电路
- rc低通滤波器
- rclamp0524p
- RC2211N
- RC-2211
- RC2211
- RC221
- RC220X
- RC2207N
- RC2207M
- RC2207
- RC2204
- RC2203
- RC2202
- RC2200
- RC21U
- RC219
- RC214
- RC213700
- RC213
- RC212HDG
- RC2123DPL68
- RC2123DPL100
- RC2122DPL68
- RC2122DPL100
- RC212
- RC211-PW-B-0-N
- RC211-PIV-IV-0-N-XMH2
- RC211-PB-B-0-N-XST1
- RC211-PB-B-0-N
- RC211
- RC210-RB-B-0-N
- RC2108
- RC2106
- RC210292
- RC210243
- RC210125
- RC210049
- RC2100
- RC21
- RC20M12G4D28
- RC20M12G19D70
- RC20M12G18D28
- RC20M12G16D28
- RC20M12G15D28
- RC20M12E8T1000
- RC20M12E8T
- RC20M12E8N
- RC20M12E8K
- RC20M12E86K
- RC20M12E84K
- RC20J-20
- RC20J-1MEG
- RC20J-18
- RC20GF914J
- RC20GF911J
- RC20GF910J
- RC20GF8R2J
- RC20GF825J
- RC208
- RC207
- RC206
- RC205
- RC204
- RC203
- RC202
- RC2012
- RC2010
- RC201
- RC200S
- RC2005
- RC-2_13
- RC1R0EA
- RC-193B
- RC-193
- RC-191B
- RC-191
- RC171
- RC-165W
RC210数据表相关新闻
RC212-0.25-47M
47 mH @ 10 kHz 2 线路共模扼流圈 通孔 250mA DCR 2.4 欧姆
2024-2-19RC190xxA PCIe Gen5/6时钟缓冲器和多路复用器
RC190xxA PCIe Gen5/6时钟缓冲器和多路复用器
2024-1-19RC19020A072GN2#BB0
RC19020A072GN2#BB0
2022-8-29RC19216AGN6#BD0深圳现货特价出售
RC19216AGN6#BD0
2022-7-7RC422-028-241-4300 矩形军用规格连接器
RC422-028-241-4300 矩形军用规格连接器
2020-12-16RC422-028-231-4200 矩形军用规格连接器
RC422-028-231-4200 矩形军用规格连接器
2020-12-15
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
- P109
- P110