General-Purpose Logics

Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear)

文件：102.82 Kbytes Page：8 Pages

Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear)

文件：103.58 Kbytes Page：8 Pages

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54/74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs. Information at input D is transferred

LOW POWER SCHOTTKY

The SN74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs. Information at input D is transferred to the Q output on the positive-going edge of

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly relate

Dual D-type Positive Edge-triggered Flip-Flops(With Preset and Clear)

Dual D-type Positive Edge-triggered Flip-Flops(With Preset and Clear)

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

文件：136.42 Kbytes Page：6 Pages