位置：首页 > IC中文资料第2776页 > DM74LS10
| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
DM74LS10 | Triple 3-Input NAND Gate General Description This device contains three independent gates each of which performs the logic NAND function. | Fairchild 仙童半导体 |   | |
DM74LS10 | Triple 3-Input NAND Gates 文件：120.85 Kbytes Page：6 Pages | NSC 国半 | | |
DM74LS10 | Triple 3-Input NAND Gate | ONSEMI 安森美半导体 | | |
Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition t | Fairchild 仙童半导体 | | ||
Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition t | Fairchild 仙童半导体 | | ||
Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition t | Fairchild 仙童半导体 | | ||
Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition t | Fairchild 仙童半导体 | | ||
Triple 3-Input NAND Gate General Description This device contains three independent gates each of which performs the logic NAND function. | Fairchild 仙童半导体 | | ||
Triple 3-Input NAND Gate General Description This device contains three independent gates each of which performs the logic NAND function. | SYC | | ||
Triple 3-Input NAND Gate General Description This device contains three independent gates each of which performs the logic NAND function. | SYC | | ||
Triple 3-Input NAND Gate General Description This device contains three independent gates each of which performs the logic NAND function. | Fairchild 仙童半导体 | | ||
Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs 文件：119.69 Kbytes Page：6 Pages | NSC 国半 | | ||
Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs 文件：119.69 Kbytes Page：6 Pages | NSC 国半 | | ||
Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs 文件：119.69 Kbytes Page：6 Pages | NSC 国半 | | ||
Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs 文件：135 Kbytes Page：6 Pages | NSC 国半 | | ||
Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs 文件：135 Kbytes Page：6 Pages | NSC 国半 | | ||
Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs 文件：135 Kbytes Page：6 Pages | NSC 国半 | | ||
Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs 文件：135 Kbytes Page：6 Pages | NSC 国半 | | ||
封装/外壳：16-DIP（0.300"，7.62mm） 功能：设置（预设）和复位 包装：管件 描述：IC FF JK TYPE DUAL 1BIT 16DIP 集成电路（IC） 触发器 | ONSEMI 安森美半导体 | | ||
Triple 3-Input NAND Gates 文件：120.85 Kbytes Page：6 Pages | NSC 国半 | | ||
Triple 3-Input NAND Gates 文件：120.85 Kbytes Page：6 Pages | NSC 国半 | | ||
Triple 3-Input NAND Gates 文件：120.85 Kbytes Page：6 Pages | NSC 国半 | | ||
Triple 3-Input NAND Gates 文件：120.85 Kbytes Page：6 Pages | NSC 国半 | | ||
封装/外壳：14-DIP（0.300"，7.62mm） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC GATE NAND 3CH 3-INP 14DIP 集成电路（IC） 门和反相器 | ONSEMI 安森美半导体 | | ||
Triple 3-Input NAND Gates 文件：120.85 Kbytes Page：6 Pages | NSC 国半 | | ||
TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE LOW POWER SCHOTTKY | ONSEMI 安森美半导体 | | ||
Triple 3-Input NAND Gate General Description This device contains three independent gates each of which performs the logic NAND function. | Fairchild 仙童半导体 | | ||
Triple 3-Input NAND Gate General Description This device contains three independent gates each of which performs the logic NAND function. | SYC | |
| 替换型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
Dual J-K Positive-edge-triggered Flip-Flops(with Preset and Clear) | HitachiHitachi Semiconductor 日立日立公司 | Hitachi | | |
Ouadruple 2-input Positive NAND Gates | HitachiHitachi Semiconductor 日立日立公司 | Hitachi | | |
LOW POWER SCHOTTKY | ONSEMI 安森美半导体 | ONSEMI | | |
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR | TI 德州仪器 | TI | | |
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR | TI 德州仪器 | TI | | |
LOW POWER SCHOTTKY | ONSEMI 安森美半导体 | ONSEMI | | |
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP | Motorola 摩托罗拉 | Motorola | |
DM74LS10产品属性
- 类型
描述
- 型号
DM74LS10
- 功能描述
触发器 Dl J-K Flip-Flop
- RoHS
否
- 制造商
Texas Instruments
- 电路数量
2
- 逻辑系列
SN74
- 逻辑类型
D-Type Flip-Flop
- 极性
Inverting, Non-Inverting
- 输入类型
CMOS
- 传播延迟时间
4.4 ns
- 高电平输出电流
- 16 mA
- 低电平输出电流
16 mA
- 电源电压-最大
5.5 V
- 最大工作温度
+ 85 C
- 安装风格
SMD/SMT
- 封装/箱体
X2SON-8
- 封装
Reel
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
onsemi(安森美) |
24+ |
SOEIAJ16 |
2669 |
只做原装,提供一站式配单服务,代工代料。BOM配单 |
|||
FAIRCHILD/仙童 |
24+ |
NA/ |
3286 |
原装现货,当天可交货,原型号开票 |
|||
NSC |
2016+ |
DIP |
3000 |
只做原装,假一罚十,公司可开17%增值税发票! |
|||
TI |
23+ |
NA |
20000 |
全新原装假一赔十 |
|||
FAIRCHILD/仙童 |
25+ |
DIP-14 |
95 |
原装正品,假一罚十! |
|||
NS |
95+ |
SOP14 |
2678 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
|||
NS |
2430+ |
DIP14 |
8540 |
只做原装正品假一赔十为客户做到零风险!! |
|||
FAIRCHIL |
23+ |
SMD16 |
3600 |
绝对全新原装!现货!特价!请放心订购! |
|||
TI |
25+ |
标准封装 |
18000 |
原厂直接发货进口原装 |
|||
Fairchild |
25+ |
27 |
公司优势库存 热卖中!! |
DM74LS10芯片相关品牌
DM74LS10规格书下载地址
DM74LS10参数引脚图相关
- F330
- f133
- f1212
- ex128
- et600
- ESD
- ep9315
- ep1c3t144c8n
- EMI滤波器
- em35
- EDA
- e251
- d类功放
- d触发器芯片
- d触发器
- dsp芯片
- dsp技术
- ds18b20
- ds1302
- dna芯片
- DM7613
- DM7556J
- DM7556
- DM74S86
- DM74S74
- DM74S64
- DM74S51
- DM74S40
- DM74S32
- DM74S30
- DM74S20
- DM74S11
- DM74S10
- DM74S09
- DM74S08
- DM74S05
- DM74S04
- DM74S03
- DM74S02
- DM74S00
- DM74LS14W
- DM74LS14N
- DM74LS14J
- DM74LS13W
- DM74LS13N
- DM74LS13J
- DM74LS139N
- DM74LS138N
- DM74LS132W
- DM74LS132N
- DM74LS132J
- DM74LS12N
- DM74LS126AW
- DM74LS126AN
- DM74LS126AJ
- DM74LS125AN
- DM74LS11N
- DM74LS112AN
- DM74LS10N
- DM74LS109AN
- DM74LS09N
- DM74LS08N
- DM74LS05N
- DM74LS00N
- DM74L93N
- DM74L93J
- DM74L93F
- DM74H78N
- DM74H78J
- DM74H76N
- DM74H76J
- DM74H74N
- DM74H74J
- DM74H73N
- DM74H73J
- DM74H72N
- DM74H72J
- DM74H71N
- DM74H71J
- DM74H62N
- DM7497N
- DM7497
- DM7496
- DM7495N
- DM7493A
- DM7490A
- DM7489B
- DM7489
- DM7486N
- DM7486
- DM7485N
- DM7485
- DM7476W
- DM7476N
- DM7476
- DM7475
- DM7474N
- DM7474M
- DM7474
- DM7473N
DM74LS10数据表相关新闻
DM54S574J/883C
DM54S574J/883C
2022-6-17DM9000CEP现货热卖！！！！ 假一赔万，欢迎来电18916952726
DM9000CEP现货热卖！！！！ 假一赔万，欢迎来电18916952726
2021-7-7DM9000AEP产品资料 原装正品现货
DM9000AEP产品资料 原装正品现货
2020-7-10DM74LS241WM，DM74LS241WMX，DM74LS243N，DM74LS244N，DM74LS244SJX，DM74LS245N，DM74LS245SJX，DM74LS251M，DM74LS251MX，DM74LS251N，DM74LS253MX，DM74LS257BMX，DM74LS221MX，DM74LS221SJ，DM74LS221
DM74LS241WM，DM74LS241WMX，DM74LS243N，DM74LS244N，DM74LS244SJX，DM74LS245N，DM74LS245SJX，DM74LS251M，DM74LS251MX，DM74LS251N，DM74LS253MX，DM74LS257BMX，DM74LS221MX，DM74LS221SJ，DM74LS221
2019-12-18DM74AS169AN，P6KE200AT/B，UEP1H220MPD1TD，DM9328N，1N5232B(T50A)，LS3360L，LT1E53A，MC14511BDWR2，SMA020450100R1%A2，SAA1064T，DM74AS257M
DM74AS169AN，P6KE200AT/B，UEP1H220MPD1TD，DM9328N，1N5232B(T50A)，LS3360L，LT1E53A，MC14511BDWR2，SMA020450100R1%A2，SAA1064T，DM74AS257M
2019-12-8DM74ALS04BM-六反相器
DM74ALS04BM-六反相器，此装置包含6个独立的门，其中每个执行反向功能的逻辑。 特点 开关规格为50 pF 在整个温度开关规格保证和VCC范围 高级氧化隔离，离子注入肖特基TTL过程 功能和引脚对引脚兼容与肖特基和低功耗肖特基TTL对口 改进的AC性能超过肖特基二极管和低功耗肖特基同行 DM74ALS04BM：M14A 14引脚小外形集成电路（SOIC）,JEDEC MS- 012,0.150窄 DM74ALS04BSJ: M14D 14引脚小外形封装（SOP），
2012-11-9
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
