型号 功能描述 生产厂家 企业 LOGO 操作
DM74ALS174

Hex/Quad D-Type Flip-Flops with Clear

General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop. Information at the D inputs meeting the setup time

FAIRCHILD

仙童半导体

DM74ALS174

Hex/Quad D-Type Flip-Flops with Clear

文件:331.27 Kbytes Page:9 Pages

FAIRCHILD

仙童半导体

DM74ALS174

Hex/Quad D-Type Flip-Flops with Clear

ONSEMI

安森美半导体

Hex/Quad D-Type Flip-Flops with Clear

General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop. Information at the D inputs meeting the setup time

FAIRCHILD

仙童半导体

Hex/Quad D-Type Flip-Flops with Clear

General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop. Information at the D inputs meeting the setup time

FAIRCHILD

仙童半导体

Hex/Quad D-Type Flip-Flops with Clear

General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop. Information at the D inputs meeting the setup time

FAIRCHILD

仙童半导体

Hex/Quad D-Type Flip-Flops with Clear

General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop. Information at the D inputs meeting the setup time

FAIRCHILD

仙童半导体

Hex/Quad D-Type Flip-Flops with Clear

General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop. Information at the D inputs meeting the setup time

FAIRCHILD

仙童半导体

Hex/Quad D-Type Flip-Flops with Clear

General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop. Information at the D inputs meeting the setup time

FAIRCHILD

仙童半导体

Hex/Quad D-Type Flip-Flops with Clear

文件:331.27 Kbytes Page:9 Pages

FAIRCHILD

仙童半导体

Hex/Quad D-Type Flip-Flops with Clear

文件:331.27 Kbytes Page:9 Pages

FAIRCHILD

仙童半导体

封装/外壳:16-SOIC(0.154",3.90mm 宽) 功能:主复位 包装:卷带(TR) 描述:IC FF D-TYPE SNGL 6BIT 16SOIC 集成电路(IC) 触发器

ONSEMI

安森美半导体

封装/外壳:16-DIP(0.300",7.62mm) 功能:主复位 包装:管件 描述:IC FF D-TYPE SNGL 6BIT 16DIP 集成电路(IC) 触发器

ONSEMI

安森美半导体

Hex/Quad D-Type Flip-Flops with Clear

文件:331.27 Kbytes Page:9 Pages

FAIRCHILD

仙童半导体

Advanced Low Power Schottky Logic

Features High speed – 2ns (Min) propagation delay Direct drop-in replacement for obsolete components in long term programs.

SS

Advanced Low Power Schottky Logic

Features High speed – 2ns (Min) propagation delay Direct drop-in replacement for obsolete components in long term programs.

SS

Hex D flip-flop

DESCRIPTION The 74ALS174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one set

PHILIPS

飞利浦

Hex D flip-flop

DESCRIPTION The 74ALS174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one set

PHILIPS

飞利浦

Hex D flip-flop

DESCRIPTION The 74ALS174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one set

PHILIPS

飞利浦

DM74ALS174产品属性

  • 类型

    描述

  • 型号

    DM74ALS174

  • 制造商

    FAIRCHILD

  • 制造商全称

    Fairchild Semiconductor

  • 功能描述

    Hex/Quad D-Type Flip-Flops with Clear

更新时间:2026-3-1 20:00:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
FAIRCHILD/仙童
2026+
SOP16
713
原装正品,假一罚十!
NS
25+23+
DIP-16
51602
绝对原装正品现货,全新深圳原装进口现货
NS
22+
DIP-16
8000
原装正品支持实单
NS
25+
DIP-16
3000
全新原装、诚信经营、公司现货销售
NS
24+
SOP
9492
Fairchild Semiconductor
24+25+
16500
全新原厂原装现货!受权代理!可送样可提供技术支持!
DM74ALS174N
25+
1796
1796
NS
88+
DIP-16
2960
一级代理,专注军工、汽车、医疗、工业、新能源、电力
NS
24+
DIP-16
8500
只做原装正品假一赔十为客户做到零风险!!
onsemi(安森美)
25+
SOP16
3238
原装现货,免费供样,技术支持,原厂对接

DM74ALS174数据表相关新闻