CD74HC107价格

参考价格:¥1.3415

型号:CD74HC107E 品牌:TI 备注:这里有CD74HC107多少钱,2025年最近7天走势,今日出价,今日竞价,CD74HC107批发/采购报价,CD74HC107行情走势销售排行榜,CD74HC107报价。
型号 功能描述 生产厂家 企业 LOGO 操作
CD74HC107

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

Features • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Reset • Complementary Outputs • Buffered Inputs • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . .

TI

德州仪器

CD74HC107

具有复位功能的高速 CMOS 逻辑双路负边沿触发式 J-K 触发器

TI

德州仪器

CD74HC107

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:56.86 Kbytes Page:8 Pages

TI

德州仪器

CD74HC107

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

CD74HC107

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

Features • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Reset • Complementary Outputs • Buffered Inputs • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . .

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

Features • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Reset • Complementary Outputs • Buffered Inputs • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . .

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

Features • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Reset • Complementary Outputs • Buffered Inputs • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . .

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

Features • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Reset • Complementary Outputs • Buffered Inputs • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . .

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

Features • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Reset • Complementary Outputs • Buffered Inputs • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . .

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

Features • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Reset • Complementary Outputs • Buffered Inputs • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . .

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

Features • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Reset • Complementary Outputs • Buffered Inputs • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . .

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:266.26 Kbytes Page:11 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:56.86 Kbytes Page:8 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

封装/外壳:14-DIP(0.300",7.62mm) 功能:复位 包装:卷带(TR) 描述:IC FF JK TYPE DUAL 1BIT 14DIP 集成电路(IC) 触发器

TI

德州仪器

封装/外壳:14-SOIC(0.154",3.90mm 宽) 功能:复位 包装:管件 描述:IC FF JK TYPE DUAL 1BIT 14SOIC 集成电路(IC) 触发器

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:266.26 Kbytes Page:11 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:56.86 Kbytes Page:8 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:266.26 Kbytes Page:11 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:266.26 Kbytes Page:11 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:624.14 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件:451.69 Kbytes Page:15 Pages

TI

德州仪器

Dual JK flip-flop with reset; negative-edge trigger

GENERAL DESCRIPTION The 74HC/HCT107 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT107 are dual negative-edge triggered JK-type flip-flops featuring individual J, K, cloc

Philips

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

1. General description The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q outputs. The reset is an asynchronous active LOW input and operates independently of the clock input. The J

NEXPERIA

安世

Dual JK flip-flop with reset; negative-edge trigger

1. General description The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q outputs. The reset is an asynchronous active LOW input and operates independently of the clock input. The J

NEXPERIA

安世

Dual JK flip-flop with reset; negative-edge trigger

GENERAL DESCRIPTION The 74HC/HCT107 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT107 are dual negative-edge triggered JK-type flip-flops featuring individual J, K, cloc

Philips

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

GENERAL DESCRIPTION The 74HC/HCT107 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT107 are dual negative-edge triggered JK-type flip-flops featuring individual J, K, cloc

Philips

飞利浦

CD74HC107产品属性

  • 类型

    描述

  • 型号

    CD74HC107

  • 功能描述

    触发器 Dual HS CMOS

  • RoHS

  • 制造商

    Texas Instruments

  • 电路数量

    2

  • 逻辑系列

    SN74

  • 逻辑类型

    D-Type Flip-Flop

  • 极性

    Inverting, Non-Inverting

  • 输入类型

    CMOS

  • 传播延迟时间

    4.4 ns

  • 高电平输出电流

    - 16 mA

  • 低电平输出电流

    16 mA

  • 电源电压-最大

    5.5 V

  • 最大工作温度

    + 85 C

  • 安装风格

    SMD/SMT

  • 封装/箱体

    X2SON-8

  • 封装

    Reel

更新时间:2025-12-25 23:01:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
TI(德州仪器)
24+
SOP14
942
只做原装,提供一站式配单服务,代工代料。BOM配单
TI/德州仪器
24+
NA/
7950
原装现货,当天可交货,原型号开票
TI/德州仪器
25+
DIP
996880
只做原装,欢迎来电资询
TI
23+
NA
20000
TI/德州仪器
25+
原厂封装
10280
原厂授权代理,专注军工、汽车、医疗、工业、新能源!
HAR
22+
PDIP
12245
现货,原厂原装假一罚十!
TI
22+
5000
只做原装鄙视假货15118075546
TI/德州仪器
23+
SOP-14
10000
原厂授权一级代理,专业海外优势订货,价格优势、品种
TI
2025+
SOP-14
3785
全新原厂原装产品、公司现货销售
TI
24+
4200

CD74HC107数据表相关新闻

  • CD74HC259MT

    CD74HC259MT

    2023-10-18
  • CD74HC123PWR

    CD74HC123PWR

    2022-12-9
  • CD74HC125M

    进口代理

    2022-8-23
  • CD74AC153全新原装现货

    CD74AC153,全新原装现货0755-82732291当天发货或门市自取.

    2020-12-28
  • CD54HCT4060F3A

    M74HC4094计数器移位寄存器,SOP-16计数器移位寄存器,8位计数器移位寄存器,74HC移位寄存器计数器移位寄存器,并行至串行计数器移位寄存器,4位计数器移位寄存器

    2020-7-21
  • CD54HCT541F3A

    热门搜索: 74HC CMOS缓冲器和线路驱动器,SC70-6 SMD / SMT + 125 C-55 C同相缓冲器和线路驱动器,2输入2输出同相5.5 V 4.5 V缓冲器和线路驱动器,4输入4输出-32 mA缓冲器和线路驱动器,16输入16输出缓冲器和线路驱动器,10 uA 2输入2输出-32 mA 32 mA缓冲器和线路驱动器

    2020-7-17