CMOS Dual 64-Stage Static Shift Register

Description CD4517BMS dual 64-stage static shift register consists of two independent registers each having a clock, data, and write enable input and outputs accessible at taps following the 16th, 32rd, 48th, and 64th stages. These taps also serve as input points allowing data to be inputted

CMOS DUAL 64-STAGE STATIC SHIFT REGISTER

文件：245.55 Kbytes Page：6 Pages

CMOS Dual 64-Stage Static Shift Register

CMOS 双 64 位静态移位寄存器

CMOS DUAL 64-STAGE STATIC SHIFT REGISTER

CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

CMOS Dual 64-Stage Static Shift Register

Description CD4517BMS dual 64-stage static shift register consists of two independent registers each having a clock, data, and write enable input and outputs accessible at taps following the 16th, 32rd, 48th, and 64th stages. These taps also serve as input points allowing data to be inputted

CMOS DUAL 64-STAGE STATIC SHIFT REGISTER

文件：245.55 Kbytes Page：6 Pages

Cmos Dual 64-stage Static Shift Register

文件：414.75 Kbytes Page：9 Pages

Cmos Dual 64-stage Static Shift Register

文件：414.75 Kbytes Page：9 Pages

3-state parallel outputs for connection to common bus

文件：1.11921 Mbytes Page：14 Pages

CMOS Dual 64-Stage Static Shift Register

文件：396.35 Kbytes Page：9 Pages

Cmos Dual 64-stage Static Shift Register

文件：414.75 Kbytes Page：9 Pages

封装/外壳：16-DIP（0.300"，7.62mm） 功能：串行至并行 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC SHIFT REG STATIC DUAL 16-DIP 集成电路（IC） 移位寄存器

Cmos Dual 64-stage Static Shift Register

文件：414.75 Kbytes Page：9 Pages

CMOS Dual 64-Stage Static Shift Register

文件：396.35 Kbytes Page：9 Pages

Cmos Dual 64-stage Static Shift Register

文件：414.75 Kbytes Page：9 Pages

CMOS Dual 64-Stage Static Shift Register

文件：396.35 Kbytes Page：9 Pages

Cmos Dual 64-stage Static Shift Register

文件：414.75 Kbytes Page：9 Pages

Silicon NPN Power Transistors

DESCRIPTION ·With TO-220F package ·High voltage switching transistor APPLICATIONS ·For switching regulator and general purpose applications

Heyco®-Tite Brass Liquid Tight Cordgrips

文件：469.89 Kbytes Page：1 Pages

Adafruit LSM6DSOX LIS3MDL - Precision 9 DoF IMU - STEMMA QT / Qwiic

文件：566.43 Kbytes Page：3 Pages

Dual 64-bit Static Shift Register

Dual 64−Bit Static Shift Register

Dual 64-Bit Static Shift Register