型号 功能描述 生产厂家 企业 LOGO 操作
74HCT107PW

Dual JK flip-flop with reset; negative-edge trigger

GENERAL DESCRIPTION The 74HC/HCT107 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT107 are dual negative-edge triggered JK-type flip-flops featuring individual J, K, cloc

PHILIPS

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

1. General description The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q outputs. The reset is an asynchronous active LOW input and operates independently of the clock input. The J

NEXPERIA

安世

Dual JK flip-flop with reset; negative-edge trigger

GENERAL DESCRIPTION The 74HC/HCT107 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT107 are dual negative-edge triggered JK-type flip-flops featuring individual J, K, cloc

PHILIPS

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

1. General description The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q outputs. The reset is an asynchronous active LOW input and operates independently of the clock input. The J

NEXPERIA

安世

Dual JK flip-flop with reset; negative-edge trigger

GENERAL DESCRIPTION The 74HC/HCT107 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT107 are dual negative-edge triggered JK-type flip-flops featuring individual J, K, cloc

PHILIPS

飞利浦

Dual JK flip-flop with reset; negative-edge trigger

GENERAL DESCRIPTION The 74HC/HCT107 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT107 are dual negative-edge triggered JK-type flip-flops featuring individual J, K, cloc

PHILIPS

飞利浦

更新时间:2026-1-29 10:28:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
恩XP
26+
N/A
60000
只有原装 可配单
PHIL
22+
SOP
20000
公司只有原装 品质保证
ph
24+
N/A
6980
原装现货,可开13%税票
恩XP
23+
N/A
6000
公司只做原装,可来电咨询
24+
N/A
62000
一级代理-主营优势-实惠价格-不悔选择
Nexperia USA Inc.
24+
16-SOIC(0.154
56300
恩XP
24+
N/A
20000
原厂直供原装正品
PHI
25+
SOP
2987
只售原装自家现货!诚信经营!欢迎来电!
原厂原包
24+
原装
38560
原装进口现货,工厂客户可以放款。17377264928微信同
PHI
23+
SMD-SO16
9856
原装正品,假一罚百!

74HCT107PW芯片相关品牌

74HCT107PW数据表相关新闻