型号 功能描述 生产厂家 企业 LOGO 操作

Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

Fairchild

仙童半导体

Positive J-K positive edge-triggered flip-flops

DESCRIPTION The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are

Philips

飞利浦

Dual JK Positive Edge-Triggered Flip-Flop

文件:80.64 Kbytes Page:7 Pages

Fairchild

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

Fairchild

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

Fairchild

仙童半导体

Dual JK (Note: Overbar Over the K) Positive Edge-Triggered Flip-Flop

文件:384.64 Kbytes Page:12 Pages

TI

德州仪器

Dual JK Positive Edge-Triggered Flip-Flop

文件:133.12 Kbytes Page:10 Pages

NSC

国半

Dual JK Positive Edge-Triggered Flip-Flop

TI

德州仪器

Dual JK Positive Edge-Triggered Flip-Flop

文件:80.64 Kbytes Page:7 Pages

Fairchild

仙童半导体

封装/外壳:16-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:管件 描述:IC FF JK TYPE DUAL 1BIT 16SOIC 集成电路(IC) 触发器

ONSEMI

安森美半导体

封装/外壳:16-SOIC(0.209",5.30mm 宽) 功能:设置(预设)和复位 包装:卷带(TR) 描述:IC FF JK TYPE DUAL 1BIT 16SOP 集成电路(IC) 触发器

ONSEMI

安森美半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:133.12 Kbytes Page:10 Pages

NSC

国半

Dual JK Positive Edge-Triggered Flip-Flop

文件:80.64 Kbytes Page:7 Pages

Fairchild

仙童半导体

Dual JK (Note: Overbar Over the K) Positive Edge-Triggered Flip-Flop

文件:384.64 Kbytes Page:12 Pages

TI

德州仪器

Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

Fairchild

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:133.12 Kbytes Page:10 Pages

NSC

国半

74F109S产品属性

  • 类型

    描述

  • 型号

    74F109S

  • 功能描述

    触发器 Dual J-K Flip-Flop

  • RoHS

  • 制造商

    Texas Instruments

  • 电路数量

    2

  • 逻辑系列

    SN74

  • 逻辑类型

    D-Type Flip-Flop

  • 极性

    Inverting, Non-Inverting

  • 输入类型

    CMOS

  • 传播延迟时间

    4.4 ns

  • 高电平输出电流

    - 16 mA

  • 低电平输出电流

    16 mA

  • 电源电压-最大

    5.5 V

  • 最大工作温度

    + 85 C

  • 安装风格

    SMD/SMT

  • 封装/箱体

    X2SON-8

  • 封装

    Reel

更新时间:2025-12-25 16:11:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
仙童FAIR
86+
DIP16
3300
全新原装进口自己库存优势
ph
24+
N/A
6980
原装现货,可开13%税票
FAIR
25+23+
SOP16
22174
绝对原装正品全新进口深圳现货
恩XP
2023+
DIP16
6895
原厂全新正品旗舰店优势现货
FAIRCHILD
169
全新原装 货期两周
NS/国半
24+
DIP
27950
郑重承诺只做原装进口现货
FAIRCHILD
24+
SOIC-16
5000
全新原装正品,现货销售
24+
5000
公司存货
Sig
25+
28
公司优势库存 热卖中!!
FCS
25+
3.9mm
2987
只售原装自家现货!诚信经营!欢迎来电!

74F109S数据表相关新闻