Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

Dual JK Positive Edge-Triggered Flip-Flop

文件：133.12 Kbytes Page：10 Pages

Dual JK Positive Edge-Triggered Flip-Flop

文件：80.64 Kbytes Page：7 Pages

Dual JK (Note: Overbar Over the K) Positive Edge-Triggered Flip-Flop

文件：384.64 Kbytes Page：12 Pages

封装/外壳：16-DIP（0.300"，7.62mm） 功能：设置（预设）和复位 包装：袋 描述：IC FF JK TYPE DUAL 1BIT 16DIP 集成电路（IC） 触发器

Positive J-K positive edge-triggered flip-flops

DESCRIPTION The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are

Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

Dual JK Positive Edge-Triggered Flip-Flop

文件：80.64 Kbytes Page：7 Pages