位置:ADS54J40IRMP > ADS54J40IRMP详情

ADS54J40IRMP中文资料

厂家型号

ADS54J40IRMP

文件大小

5644.17Kbytes

页面数量

117

功能描述

ADS54J40 Dual-Channel, 14-Bit, 1.0-GSPS Analog-to-Digital Converter

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

ADS54J40IRMP数据手册规格书PDF详情

1 Features

• 14-bit resolution, dual-channel, 1-GSPS ADC

• Noise floor: –158 dBFS/Hz

• Spectral performance (fIN = 170 MHz at –1 dBFS):

– SNR: 69.0 dBFS

– NSD: –155.9 dBFS/Hz

– SFDR: 86 dBc (Including Interleaving Tones)

– SFDR: 89 dBc (Except HD2, HD3, and

interleaving tones)

• Spectral performance (fIN = 350 MHz at –1 dBFS):

– SNR: 66.3 dBFS

– NSD: –153.3 dBFS/Hz

– SFDR: 75 dBc

– SFDR: 85 dBc (except HD2, HD3, and

interleaving tones)

• Channel isolation: 100 dBc at fIN = 170 MHz

• Input full-scale: 1.9 VPP

• Input bandwidth (3 dB): 1.2 GHz

• On-chip dither

• Integrated wideband DDC block

• JESD204B interface with subclass 1 support:

– 2 lanes per ADC at 10.0 Gbps

– 4 lanes per ADC at 5.0 Gbps

– Support for multi-chip synchronization

• Power dissipation: 1.35 W/ch at 1 GSPS

• Package: 72-pin VQFNP (10 mm × 10 mm)

2 Applications

• Radar and antenna arrays

• Broadband wireless

• Cable CMTS, DOCSIS 3.1 receivers

• Communications test equipment

• Microwave receivers

• Software Defined Radio (SDR)

• Digitizers

• Medical imaging and diagnostics

3 Description

The ADS54J40 is a low-power, wide-bandwidth, 14-

bit, 1.0-GSPS, dual-channel, analog-to-digital

converter (ADC). Designed for high signal-to-noise

ratio (SNR), the device delivers a noise floor of –158

dBFS/Hz for applications aiming for highest dynamic

range over a wide instantaneous bandwidth. The

device supports the JESD204B serial interface with

data rates up to 10.0 Gbps, supporting two or four

lanes per ADC. The buffered analog input provides

uniform input impedance across a wide frequency

range and minimizes sample-and-hold glitch energy.

Each ADC channel optionally can be connected to a

wideband digital down-converter (DDC) block. The

ADS54J40 provides excellent spurious-free dynamic

range (SFDR) over a large input frequency range with

very low power consumption.

The JESD204B interface reduces the number of

interface lines, allowing high system integration

density. An internal phase-locked loop (PLL) multiplies

the ADC sampling clock to derive the bit clock that is

used to serialize the 14-bit data from each channel.

更新时间:2025-10-22 10:17:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI(德州仪器)
24+
标准封装
10648
原厂直销,大量现货库存,交期快。价格优,支持账期
TI/德州仪器
2447
20
100500
一级代理专营品牌!原装正品,优势现货,长期排单到货
TI
25+
DFN-72
7
就找我吧!--邀您体验愉快问购元件!
TI(德州仪器)
23+
NA
20094
正纳10年以上分销经验原装进口正品做服务做口碑有支持
TI(德州仪器)
24+/25+
10000
原装正品现货库存价优
TI
23+
N/A
50000
全新原装正品现货,支持订货
TI
22+
72VQFN
9000
原厂渠道,现货配单
TI
25+
8880
原装认准芯泽盛世!
TI
1922+
N/A
1
一级代理,专注军工、汽车、医疗、工业、新能源、电力
TI/德州仪器
24+
1500
只供应原装正品 欢迎询价