18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

FEATURES · Member of the Texas Instruments Widebus™ Family · EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process · UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Modes · B-Port Outpu

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

文件：149.08 Kbytes Page：11 Pages

18-bit universal bus transceiver with 30 Ω termination resistor; 3-state

1. General description The 74ALVCH162601 is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CPAB and CP

18-bit universal bus transceiver with 30 ohm termination resistor; 3-state

DESCRIPTION The 74ALVCH162601 is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. FEATURES • Complies with JEDEC standard no. 8-1A • CMOS low power consumption • Direct interface with TTL levels • MULTIBYTE™

18-bit universal bus transceiver with 30 ohm termination resistor; 3-state

DESCRIPTION The 74ALVCH162601 is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. FEATURES • Complies with JEDEC standard no. 8-1A • CMOS low power consumption • Direct interface with TTL levels • MULTIBYTE™

18-bit universal bus transceiver with 30 Ω termination resistor; 3-state

1. General description The 74ALVCH162601 is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CPAB and CP