位置:SN74ALVCH162601GR.B > SN74ALVCH162601GR.B详情

SN74ALVCH162601GR.B中文资料

厂家型号

SN74ALVCH162601GR.B

文件大小

601.46Kbytes

页面数量

19

功能描述

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SN74ALVCH162601GR.B数据手册规格书PDF详情

FEATURES

· Member of the Texas Instruments Widebus™

Family

· EPIC™ (Enhanced-Performance Implanted

CMOS) Submicron Process

· UBT™ (Universal Bus Transceiver) Combines

D-Type Latches and D-Type Flip-Flops for

Operation in Transparent, Latched, Clocked,

or Clock-Enabled Modes

· B-Port Outputs Have Equivalent 26-W Series

Resistors, So No External Resistors Are

Required

· ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

· Latch-Up Performance Exceeds 250 mA Per

JESD 17

· Bus Hold on Data Inputs Eliminates the Need

for External Pullup/Pulldown Resistors

· Package Options Include Plastic 300-mil

Shrink Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages

DESCRIPTION

This 18-bit universal bus transceiver is designed for

1.65-V to 3.6-V VCC operation.

The SN74ALVCH162601 combines D-type latches

and D-type flip-flops to allow data flow in transparent,

latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA),

and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and

CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When

LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is

stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active.

When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

The B-port outputs include equivalent 26-W series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162601 is characterized for operation from -40°C to 85°C.

更新时间:2025-10-12 11:10:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI/德州仪器
23+
TSSOP56
11200
原厂授权一级代理、全球订货优势渠道、可提供一站式BO
Texas Instruments(德州仪器)
24+
1
690000
代理渠道/支持实单/只做原装
24+
N/A
75000
一级代理-主营优势-实惠价格-不悔选择
TI(德州仪器)
2024+
-
500000
诚信服务,绝对原装原盘
TMS
06+
SOIC
1000
自己公司全新库存绝对有货
TI
24+
3000
自己现货
TI
23+
TSSOP
7000
绝对全新原装!100%保质量特价!请放心订购!
TEXASINSTRU
24+
原装进口原厂原包接受订货
1526
原装现货假一罚十
TI
25+
TSSOP
500
百分百原装正品 真实公司现货库存 本公司只做原装 可
TI
23+
TSSOP-5
8650
受权代理!全新原装现货特价热卖!