Quad D-type flip-flop; positive-edge trigger; 3-state

GENERAL DESCRIPTION The 74HC/HCT173 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT173 are 4-bit parallel load registers with clock enable control, 3-state buffered outputs (

4-bit D-type Register (with 3-state Outputs)

Description The four D type Flip-Flops operate synchronously from a common clock. The 3-state outputs allow the device to be used in bus organized systems. The outputs are placed in the 3-stage mode when either of the output disable pins are in the logic high level. The input disable allows the

TTL HD74/HD74S Series

TRI-STATE Quad Registers

文件：131.38 Kbytes Page：6 Pages

4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

文件：562.82 Kbytes Page：19 Pages

TRI-STATE Quad Registers

4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS