P-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description These P-Channel logic level enhancement mode power field effect transistors are produced using Fairchilds proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suit

P-Channel 20-V (D-S) MOSFET

FEATURES • Halogen-free According to IEC 61249-2-21 Definition • TrenchFET® Power MOSFET • 100 Rg Tested • Compliant to RoHS Directive 2002/95/EC APPLICATIONS • Load Switch • PA Switch • DC/DC Converters

P-Channel Logic Level Enhancement Mode Field Effect Transistor

JFET-Input Operational Amplifiers Low Supply Current(LF155) High Speed(LF156)

文件：461.21 Kbytes Page：4 Pages

FUSE HOLDER SELECTION GUIDE

文件：258.149 Kbytes Page：4 Pages

MINIATURE FUSES - 6.3x32 mm

文件：71.89 Kbytes Page：2 Pages

3M??Power Clamp Header

文件：1.11198 Mbytes Page：4 Pages

Celeron D Processor

文件：2.07013 Mbytes Page：95 Pages