射频开关

Low Skew, 1-to-4, Differential-to-LVDS Fanout Buffer

Features • Four differential LVDS output pairs • Selectable differential CLK/nCLK or LVPECL clock inputs • CLK/nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • PCLK/nPCLK pair can accept the following differential input levels: LVPECL, CML, SST

Low Skew, 1-to-4, Differential-to-LVDS Fanout Buffer

Features • Four differential LVDS output pairs • Selectable differential CLK/nCLK or LVPECL clock inputs • CLK/nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • PCLK/nPCLK pair can accept the following differential input levels: LVPECL, CML, SST

AXL E EC DI8 DO4 2A M12 6P

文件：333.82 Kbytes Page：25 Pages

INDUCTORS Inductors Designed for Nationals 150 KHz SIMPLE SWITCHERTM

文件：100.28 Kbytes Page：1 Pages

20V P-Channel Power MOSFET

文件：111.08 Kbytes Page：6 Pages