ISPLSI1032中文资料下载库存现货价格莱迪思-IC资料网

您好,欢迎来到114ic资料网！

114ic电子网登录注册

芯片资料

数据手册
丝印反查
库存查询
行业新闻
生产厂家
替换型号
晶体管

精确

位置：首页 > IC中文资料第5546页 > ISPLSI1032

ISPLSI1032价格

参考价格：￥211.2081

型号：ISPLSI1032-60LT 品牌：备注：这里有ISPLSI1032多少钱，2026年最近7天走势，今日出价，今日竞价，ISPLSI1032批发/采购报价，ISPLSI1032行情走势销售排行榜，ISPLSI1032报价。

型号	功能描述	生产厂家企业	LOGO
ISPLSI1032	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LG	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LG/833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LG/883	In-System Programmable High Density PLD Description The ispLSI 1032/883 is a High-Density Programmable Logic Device processed in full compliance to MIL-STD-883. This military grade device contains 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP p	Lattice 莱迪思	Lattice
ISPLSI1032-60LGI	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LGSLASH833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LGSLASH883	In-System Programmable High Density PLD Description The ispLSI 1032/883 is a High-Density Programmable Logic Device processed in full compliance to MIL-STD-883. This military grade device contains 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP p	Lattice 莱迪思	Lattice
ISPLSI1032-60LJ	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LJ/833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LJI	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LJSLASH833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LT	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LT/833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LTI	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-60LTSLASH833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LG	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LG/833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LGI	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LGSLASH833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LJ	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LJ/833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LJI	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LJSLASH833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LT	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LT/833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LTI	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-80LTSLASH833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LG	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LG/833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LGI	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LGSLASH833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LJ	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LJ/833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LJI	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LJSLASH833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LT	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LT/833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LTI	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032-90LTSLASH833	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.	Lattice 莱迪思	Lattice
ISPLSI1032E-100LJ	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-100LJ	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-100LT	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-100LT	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-125LJ	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-125LJ	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-125LT	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-125LT	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-70LJ	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-70LJ	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-70LJI	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-70LT	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-70LT	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-70LTI	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-80LJ	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-80LJ	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-80LT	High-Density Programmable Logic Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice
ISPLSI1032E-80LT	In-System Programmable High Density PLD Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements	Lattice 莱迪思	Lattice

ISPLSI1032产品属性

类型
描述
型号
ISPLSI1032
制造商
LATTICE
制造商全称
Lattice Semiconductor
功能描述
In-System Programmable High Density PLD

ISPLSI1032供应商更多...

更新时间：2026-1-3 11:18:00

IC供应商	芯片型号	品牌	批号	封装	库存	备注	价格
深圳市腾亿芯科技有限公司	ISPLSI1032E-125LT	LATTICE/莱迪斯	25+	QFP	13800	原装,请咨询	询价
深圳市坤融电子科技有限公司	ISPLSI1032-60LT	LATTICESEMI	2025+	TQFP100	1000	原装进口价格优请找坤融电子!	询价
深圳市明嘉莱科技有限公司	ISPLSI1032E-100LT	LATTICE/莱迪斯	0014+	明嘉莱只做原装正品现货	2510000	TQFP-100	询价
深圳市莱克讯科技有限公司	ISPLSI1032E-70LJI	LATTICE	最新	PLCC84#	6800	全新原装公司现货低价	询价
深圳市宏捷佳电子科技有限公司	ISPLSI1032E-70LTI	LATTICE	2023+	TQFP100	53500	正品,原装现货	询价
深圳市星佑电子有限公司	ISPLSI1032E-70LTN	LATTICE	12+	TQFP	3150	一定是全新原装正品只有原装LATTICE现货	询价
深圳市得捷芯城科技有限公司	ISPLSI1032E-70LJ	Lattice(莱迪斯)	24+	N/A	7413	原厂可订货,技术支持,直接渠道。可签保供合同	询价
深圳市英卓尔科技有限公司	ISPLSI1032E-100LT	LATTICE	20+	QFP	200	英卓尔科技,进口原装现货!	询价
深圳市羿芯诚电子有限公司	ISPLSI1032E-70LT		20+	TQFP	2860	原厂原装正品价格优惠公司现货欢迎查询	询价
京海半导体(深圳)有限公司	ISPLSI1032E-125LT	LATTICE/莱迪斯	23+	QFP	98900	原厂原装正品现货!!	询价

ISPLSI1032芯片相关品牌

ISPLSI1032规格书下载地址

ISPLSI1032参数引脚图相关

ISPLSI1032数据表相关新闻

ISPLSI1032-60LG/883
制造商: Lattice 产品种类: CPLD - 复杂可编程逻辑器件产品: ispLSI 1032 大电池数量: 128 逻辑数组块数量——LAB: 32 最大工作频率: 83 MHz 传播延迟—最大值: 20 ns 输入/输出端数量: 64 I/O 工作电源电压: 5 V 最小工作温度: - 55 C 最大工作温度: + 125 C 封装 / 箱体: CPGA-84 高度: 3.68 mm
2019-12-18
ISPLSI1032E-70LJN，lattice专业户，现货支持
德信电子（香港）有限公司客服经理：林先生联系电话：0755-33359577
2019-7-22
ISPLSI1016E-100LT44，lattice专业户，现货支持
德信电子（香港）有限公司客服经理：林先生联系电话：0755-33359577
2019-7-22
ISPLSI1016-60LJ，lattice专业户，现货支持
德信电子（香港）有限公司客服经理：林先生联系电话：0755-33359577
2019-7-22
ISPLSI1032E-125LTN，lattice专业户，现货支持
德信电子（香港）有限公司客服经理：林先生联系电话：0755-33359577
2019-7-22
ISPLSI1016E-80LJN，lattice专业户，现货支持
德信电子（香港）有限公司客服经理：林先生联系电话：0755-33359577
2019-7-22

DdatasheetPDF页码索引

P1
P2
P3
P4
P5
P6
P7
P8
P9
P10
P11
P12
P13
P14
P15
P16
P17
P18
P19
P20
P21
P22
P23
P24
P25
P26
P27
P28
P29
P30
P31
P32
P33
P34
P35
P36
P37
P38
P39
P40
P41
P42
P43
P44
P45
P46
P47
P48
P49
P50
P51
P52
P53
P54
P55
P56
P57
P58
P59
P60
P61
P62
P63
P64
P65
P66
P67
P68
P69
P70
P71
P72
P73
P74
P75
P76
P77
P78
P79
P80
P81
P82
P83
P84
P85
P86
P87
P88
P89
P90
P91
P92
P93
P94
P95
P96
P97
P98
P99
P100
P101
P102
P103
P104
P105
P106
P107

您好,欢迎来到114ic资料网！

ISPLSI1032价格

ISPLSI1032产品属性

ISPLSI1032供应商更多...

ISPLSI1032芯片相关品牌

ISPLSI1032规格书下载地址

ISPLSI1032参数引脚图相关

ISPLSI1032数据表相关新闻

ISPLSI1032-60LG/883

ISPLSI1032E-70LJN，lattice专业户，现货支持

ISPLSI1016E-100LT44，lattice专业户，现货支持

ISPLSI1016-60LJ，lattice专业户，现货支持

ISPLSI1032E-125LTN，lattice专业户，现货支持

ISPLSI1016E-80LJN，lattice专业户，现货支持

DdatasheetPDF页码索引