2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

DESCRIPTION: The IDT5V2310 is a high performance, low skew clock buffer that operates up to 200MHz. Two banks of five outputs each provide low skew copies of CLK. Through the use of control pins 1G and 2G, the outputs of banks 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of CLK inp

2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

FEATURES: • High performance 1:10 clock driver for general purpose applications • Operates up to 200MHz at VDD = 3.3V • Pin-to-pin skew

2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

DESCRIPTION: The IDT5V2310 is a high performance, low skew clock buffer that operates up to 200MHz. Two banks of five outputs each provide low skew copies of CLK. Through the use of control pins 1G and 2G, the outputs of banks 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of CLK inp

2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

DESCRIPTION: The IDT5V2310 is a high performance, low skew clock buffer that operates up to 200MHz. Two banks of five outputs each provide low skew copies of CLK. Through the use of control pins 1G and 2G, the outputs of banks 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of CLK inp

2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

DESCRIPTION: The IDT5V2310 is a high performance, low skew clock buffer that operates up to 200MHz. Two banks of five outputs each provide low skew copies of CLK. Through the use of control pins 1G and 2G, the outputs of banks 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of CLK inp

2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

DESCRIPTION: The IDT5V2310 is a high performance, low skew clock buffer that operates up to 200MHz. Two banks of five outputs each provide low skew copies of CLK. Through the use of control pins 1G and 2G, the outputs of banks 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of CLK inp

2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

DESCRIPTION: The IDT5V2310 is a high performance, low skew clock buffer that operates up to 200MHz. Two banks of five outputs each provide low skew copies of CLK. Through the use of control pins 1G and 2G, the outputs of banks 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of CLK inp

2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

文件：90.29 Kbytes Page：9 Pages

封装/外壳：20-VFQFN 裸露焊盘 包装：管件 描述：IC CLK BUF 1:10 200MHZ 20VFQFPN 集成电路（IC） 时钟缓冲器，驱动器

2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

封装/外壳：24-TSSOP（0.173"，4.40mm 宽） 包装：管件 描述：IC CLK BUF 1:10 200MHZ 24TSSOP 集成电路（IC） 时钟缓冲器，驱动器

IC CLK BUF 1:10 200MHZ 24TSSOP