Octal D-type Flip Flops with 3-state Outputs

Description The HD74LVC574A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Features • VCC = 2.0 V to 5.5 V • All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) • All outputs VOUT (Max.) = 5.5 V (@VCC = 0 V or output off state) • Typical VOL ground bou

Octal D-type Flip Flops with 3-state Outputs

Description The HD74LVC574A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D input

Octal D-type Flip Flops with 3-state Outputs

Standard IC>General-Purpose Logics>HD/RD74LVC Series

Octal D-type Flip Flops with 3-state Outputs

Description The HD74LVC574A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D input

Octal D-type Flip Flops with 3-state Outputs

Description The HD74LVC574A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D input

General-Purpose Logics-RD74LVC-B Series

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State

DESCRIPTION The 74LVC574A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. FEATURES • 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic • Supply voltage range of 2.7V to 3.6V • Complies with JEDEC

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

1. General description The 74LVC574A is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the

OCTAL D-TYPE FLIP-FLOP WITH 3 STATE OUTPUTS

文件：478.34 Kbytes Page：11 Pages

Low-Voltage CMOS Octal Buffer Flow Through Pinout

文件：101.31 Kbytes Page：10 Pages

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger 3-state

文件：142.99 Kbytes Page：19 Pages