8-bit Shift Register

8-bit Shift Register The inputs are buffered to lower the drive requirements to one series 74 or 74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design. This parallel in or serial-in, serial-out shift register has a complexity of 77 equiva

8-BIT SHIFT REGISTERS

The SN54L/74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 54/74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified. The LS166 is a parallel-in or serial-in, serial-

8-Bit Parallel-In/Serial-Out Shift Register

General Description These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system

8-Bit Parallel-In/Serial-Out Shift Register

General Description These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system

PARALLEL-LOAD 8-BIT SHIFT REGISTERS

文件：646.07 Kbytes Page：16 Pages

PARALLEL-LODE 8 BIT SHIFT REGISTERS

文件：290.45 Kbytes Page：7 Pages