Cyclone FPGA Family Data Sheet

Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR)

1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet

The Altera enhanced configuration device is a single-device, high-speed, advanced configuration solution for very high-density FPGAs. The core of an enhanced configuration device is divided into two major blocks, a configuration controller and a flash memory. The flash memory is used to store conf

V-EA-Series - UL508 Manual Motor Controller

文件：604.64 Kbytes Page：2 Pages

Cyclone FPGA Family

文件：1.14233 Mbytes Page：94 Pages

Enhanced Configuration (EPC) Devices Datasheet

文件：633.77 Kbytes Page：36 Pages