位置：首页 > IC中文资料第1485页 > CY7C135
CY7C135价格
参考价格：￥23.0853
型号：CY7C1350G-133AXC 品牌：Cynergy 3 备注：这里有CY7C135多少钱，2026年最近7天走势，今日出价，今日竞价，CY7C135批发/采购报价，CY7C135行情走势销售排行榜，CY7C135报价。| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
CY7C135 | 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores Functional Description The CY7C135 and CY7C1342 are high-speed CMOS 4K x 8 dual-port static RAMs. The CY7C1342 includes semaphores that provide a means to allocate portions of the dual-port RAM or any shared resource. Two ports are provided permitting independent, asynchronous access for reads an | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 |   | |
CY7C135 | 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores 文件：400.75 Kbytes Page：12 Pages | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | |
128Kx36 Pipelined SRAM with NoBL Architecture Functional Description The CY7C1350B is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350B is equipped with the advanced No Bus Latency™ (NoBL™) logic required t | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
128Kx36 Pipelined SRAM with NoBL Architecture Functional Description The CY7C1350B is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350B is equipped with the advanced No Bus Latency™ (NoBL™) logic required t | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
128Kx36 Pipelined SRAM with NoBL Architecture Functional Description The CY7C1350B is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350B is equipped with the advanced No Bus Latency™ (NoBL™) logic required t | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
128Kx36 Pipelined SRAM with NoBL Architecture Functional Description The CY7C1350B is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350B is equipped with the advanced No Bus Latency™ (NoBL™) logic required t | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
128Kx36 Pipelined SRAM with NoBL Architecture Functional Description The CY7C1350B is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350B is equipped with the advanced No Bus Latency™ (NoBL™) logic required t | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
128Kx36 Pipelined SRAM with NoBL Architecture Functional Description The CY7C1350B is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350B is equipped with the advanced No Bus Latency™ (NoBL™) logic required t | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
128Kx36 Pipelined SRAM with NoBL Architecture Functional Description The CY7C1350B is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350B is equipped with the advanced No Bus Latency™ (NoBL™) logic required t | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
128Kx36 Pipelined SRAM with NoBL Architecture Functional Description The CY7C1350B is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350B is equipped with the advanced No Bus Latency™ (NoBL™) logic required t | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture Functional Description[1] The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | | ||
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture Functional Description[1] The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required | CYPRESSCypress Semiconductor 赛普拉斯赛普拉斯半导体公司 | |
CY7C135产品属性
- 类型
描述
- 型号
CY7C135
- 制造商
Cypress Semiconductor
- 功能描述
SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 4.2ns 100-Pin TQFP
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
CY |
2023+ |
TQFP |
50000 |
原装现货 |
|||
CY |
32 |
PQFP |
3300 |
全新原装现货100真实自己公司 |
|||
CYPRESS |
26+ |
N/A |
9526 |
代理全系列销售, 全新原装正品,价格优势,长期供应,量大可订 |
|||
CYPRESS(赛普拉斯) |
25+ |
LQFP-100 |
14093 |
正规渠道,大量现货,只等你来。 |
|||
CYPRESS |
19+ |
QFP |
14965 |
||||
CYRESS |
TQFP |
7500 |
专业分销全系列产品!绝对原装正品!量大可订!价格优 |
||||
CYPRESS |
20+ |
QFP |
500 |
样品可出,优势库存欢迎实单 |
|||
CY |
25+ |
QFP |
4500 |
全新原装、诚信经营、公司现货销售! |
|||
CYPRESS |
25+ |
TQFP |
1947 |
⊙⊙新加坡大量现货库存,深圳常备现货!欢迎查询!⊙ |
|||
Cypress |
25+ |
30000 |
原装正品,现货优势 |
CY7C135芯片相关品牌
CY7C135规格书下载地址
CY7C135参数引脚图相关
- DC-AC
- d880
- d870
- d828
- d7805
- d7804
- d641
- d609
- d415
- d408
- d403
- d402
- d325
- d2007
- d2004
- d2002
- d126
- d1004
- d1002
- c波段
- CY7C185
- CY7C182
- CY7C179
- CY7C178
- CY7C166
- CY7C164
- CY7C150
- CY7C149
- CY7C148
- CY7C147
- CY7C146
- CY7C145
- CY7C144
- CY7C143
- CY7C142
- CY7C141
- CY7C140
- CY7C139
- CY7C138
- CY7C136
- CY7C1354CV25-200AXC
- CY7C1354CV25-166BZC
- CY7C1354CV25-166AXC
- CY7C1354C-200AXI
- CY7C1354C-200AXC
- CY7C1354C-166AXI
- CY7C1354C-166AXC
- CY7C1353S-100AXC
- CY7C1353G-100AXC
- CY7C1352S-133AXC
- CY7C1352G-133AXC
- CY7C1351G-133AXC
- CY7C1351G-100AXC
- CY7C135-15JXC
- CY7C1350S-133AXC
- CY7C1350G-200AXI
- CY7C1350G-200AXCT
- CY7C1350G-200AXC
- CY7C1350G-133AXI
- CY7C1350G-133AXC
- CY7C1347S-133AXC
- CY7C1347G-250AXC
- CY7C1347G-166AXC
- CY7C1347G-133BGXC
- CY7C1347G-133AXC
- CY7C1345S-100AXC
- CY7C1345G-100AXI
- CY7C1345G-100AXC
- CY7C1339S-133AXC
- CY7C1339G-133AXC
- CY7C1338G-100AXC
- CY7C133
- CY7C1328G-133AXI
- CY7C1327G-166AXC
- CY7C1327G-133AXI
- CY7C1325S-100AXC
- CY7C1325H-133AXI
- CY7C1325G-133AXC
- CY7C1321KV18-250BZXC
- CY7C1321KV18-250BZC
- CY7C1320KV18-333BZXC
- CY7C132
- CY7C131
- CY7C130
- CY7C129
- CY7C109
- CY7C107
- CY7C057
- CY7C038
- CY7C037
- CY7C028
- CY7C027
- CY7C025
- CY7C024
- CY7C019
- CY7C018
- CY7C016
- CY7C009
- CY7C008
- CY7C006
CY7C135数据表相关新闻
CY7C1329H-133AXC
CY7C1329H-133AXC
2023-8-7CY7C1370D-167AXI产品资料 CYPRESS/赛普拉斯
CY7C1370D-167AXI产品资料
2020-6-28CY7C1350G-133AXC公司原装现货/长期供应
全新原装
2019-3-30CY7C1354C-166AXI公司原装现货/长期供应
全新原装
2019-3-30CY7C131-55JC公司原装现货/长期供应
瀚佳科技(深圳)有限公司 专业为工厂一站式BOM配单服务
2019-3-29CY7C1313BV18-167BZC公司原装现货/长期供应
瀚佳科技(深圳)有限公司 专业为工厂一站式BOM配单服务
2019-3-29
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
