CY7C1345G价格

参考价格:¥25.2546

型号:CY7C1345G-100AXC 品牌:Cynergy 3 备注:这里有CY7C1345G多少钱,2025年最近7天走势,今日出价,今日竞价,CY7C1345G批发/采购报价,CY7C1345G行情走势销售排行榜,CY7C1345G报价。
型号 功能描述 生产厂家 企业 LOGO 操作
CY7C1345G

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

CY7C1345G

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

CY7C1345G

4-Mbit (128K x 36) Flow-Through Sync SRAM

Infineon

英飞凌

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345G is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128 K 횞 36) Flow-Through Sync SRAM

文件:760.68 Kbytes Page:23 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128 K x 36) Flow-Through Sync SRAM

文件:771.78 Kbytes Page:24 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128 K x 36) Flow-Through Sync SRAM

文件:771.78 Kbytes Page:24 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128 K 횞 36) Flow-Through Sync SRAM

文件:760.68 Kbytes Page:23 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

封装/外壳:100-LQFP 包装:托盘 描述:IC SRAM 4.5MBIT PARALLEL 100TQFP 集成电路(IC) 存储器

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

Synchronous SRAM

Infineon

英飞凌

Synchronous SRAM

Infineon

英飞凌

封装/外壳:100-LQFP 包装:卷带(TR) 描述:IC SRAM 4.5MBIT PARALLEL 100TQFP 集成电路(IC) 存储器

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128 K 횞 36) Flow-Through Sync SRAM

文件:760.68 Kbytes Page:23 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128 K x 36) Flow-Through Sync SRAM

文件:771.78 Kbytes Page:24 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mbit (128K x 36) Flow Through Sync SRAM

文件:767.49 Kbytes Page:20 Pages

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

128K x 36 Synchronous Flow-Through 3.3V Cache RAM

Functional Description The CY7C1345B is a 3.3V, 128K by 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 7.5 ns (117-MHz version). A 2-bit on-chip counter captures the first address in a burst and incre

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

4-Mb (128K x 36) Flow-Through Sync SRAM

Functional Description[1] The CY7C1345F is a 131,072 x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increm

CypressCypress Semiconductor

赛普拉斯赛普拉斯半导体公司

CY7C1345G产品属性

  • 类型

    描述

  • 型号

    CY7C1345G

  • 功能描述

    静态随机存取存储器 128Kx36 3.3V COM Sync FT 静态随机存取存储器

  • RoHS

  • 制造商

    Cypress Semiconductor

  • 存储容量

    16 Mbit

  • 组织

    1 M x 16

  • 访问时间

    55 ns

  • 电源电压-最大

    3.6 V

  • 电源电压-最小

    2.2 V

  • 最大工作电流

    22 uA

  • 最大工作温度

    + 85 C

  • 最小工作温度

    - 40 C

  • 安装风格

    SMD/SMT

  • 封装/箱体

    TSOP-48

  • 封装

    Tray

更新时间:2025-10-22 9:59:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
CYPRESS
2024+
N/A
70000
柒号只做原装 现货价秒杀全网
CYPRESS/赛普拉斯
2022+
144
6600
只做原装,假一罚十,长期供货。
CYPRESS
NEW
TQFP1003.3V
9526
代理全系列销售, 全新原装正品,价格优势,长期供应,量大可订
Cypress Semiconductor Corp
25+
100-LQFP
9350
独立分销商 公司只做原装 诚心经营 免费试样正品保证
Cypress(赛普拉斯)
21+
QFP100
30000
只做原装,质量保证
CYPRESS/赛普拉斯
23+
BGA
50000
全新原装正品现货,支持订货
CYPRESS
23+
BGAQFP
8659
原装公司现货!原装正品价格优势.
Cypress(赛普拉斯)
23+
NA
20094
正纳10年以上分销经验原装进口正品做服务做口碑有支持
CYPRESS
22+
QFP100
30000
十七年VIP会员,诚信经营,一手货源,原装正品可零售!
CYPRESS
25+
LQFP-100
11250
原装进口支持检测

CY7C1345G数据表相关新闻