CY7C1339价格

参考价格:¥26.3182

型号:CY7C1339G-133AXC 品牌:Cypress 备注:这里有CY7C1339多少钱,2025年最近7天走势,今日出价,今日竞价,CY7C1339批发/采购报价,CY7C1339行情走势销售排行榜,CY7C1339报价。
型号 功能描述 生产厂家&企业 LOGO 操作

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

128Kx32SynchronousPipelinedCacheRAM

FunctionalDescription TheCY7C1339Bisa3.3V,128Kby32synchronous-pipelinedcacheSRAMdesignedtosupportzerowaitstatesecondarycachewithminimalgluelogic. TheCY7C1339BI/Opinscanoperateateitherthe2.5Vorthe3.3Vlevel;theI/Opinsare3.3V-tolerantwhenVDDQ=2.5V. All

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-Mbit(128Kx32)PipelinedSyncSRAM

FunctionalDescription[1] TheCY7C1339FSRAMintegrates131,072x32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK). Features •

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

4-MBIT(128KX32)PIPELINEDSYNCSRAM

FunctionalDescription[1] TheCY7C1339GSRAMintegrates128Kx32SRAMcellswithadvancedsynchronousperipheralcircuitryandatwo-bitcounterforinternalburstoperation.Allsynchronousinputsaregatedbyregisterscontrolledbyapositive-edge-triggeredClockInput(CLK).Thesynchronous

CypressCypressSemiconductor

赛普拉斯赛普拉斯半导体公司

Cypress

CY7C1339产品属性

  • 类型

    描述

  • 型号

    CY7C1339

  • 制造商

    Rochester Electronics LLC

  • 功能描述

    - Bulk

更新时间:2025-6-25 14:23:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
CYPRESS
20+
QFP
11520
特价全新原装公司现货
Cypress Semiconductor Corp
25+
100-LQFP
9350
独立分销商 公司只做原装 诚心经营 免费试样正品保证
CYPRESS
20+
QFP
500
样品可出,优势库存欢迎实单
Cypress
23+
100-TQFP
65600
CYPRESS
23+
QFP
8560
受权代理!全新原装现货特价热卖!
CYP
24+
N/A
5650
公司原厂原装现货假一罚十!特价出售!强势库存!
Cypress Semiconductor Corp
23+
100-TQFP14x20
7300
专注配单,只做原装进口现货
CYRESS
24+
TQFP
6980
原装现货,可开13%税票
Cypress
2020+
QFP
111
百分百原装正品 真实公司现货库存 本公司只做原装 可
CypressSemiconductorCorp
19+
68000
原装正品价格优势

CY7C1339芯片相关品牌

  • ABRACON
  • AD
  • BARRY
  • HAMMOND
  • HMSEMI
  • Motorola
  • NIC
  • Sipex
  • STMICROELECTRONICS
  • SUNMATE
  • Temic
  • TRACOPOWER

CY7C1339数据表相关新闻