3.3-V PHASE-LOCK LOOP CLOCK DRIVER

Use CDCVF2509A as a Replacement for this Device Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs Separate Output Enable for Each Output Bank External Feedback (FBIN) Pin Is Used to Synchronize

3.3-V PHASE-LOCK LOOP CLOCK DRIVER

文件：612.1 Kbytes Page：13 Pages

封装/外壳：24-TSSOP（0.173"，4.40mm 宽） 包装：托盘 描述：IC 3.3V PLL CLOCK DRVR 24-TSSOP 集成电路（IC） 时钟发生器，PLL，频率合成器

3.3-V PHASE-LOCK LOOP CLOCK DRIVER

Use CDCVF2509A as a Replacement for this Device Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs Separate Output Enable for Each Output Bank External Feedback (FBIN) Pin Is Used to Synchronize

3.3-V PHASE-LOCK LOOP CLOCK DRIVER

Use CDCVF2509A as a Replacement for this Device Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs Separate Output Enable for Each Output Bank External Feedback (FBIN) Pin Is Used to Synchronize

3.3-V PHASE-LOCK LOOP CLOCK DRIVER

文件：612.1 Kbytes Page：13 Pages

封装/外壳：24-TSSOP（0.173"，4.40mm 宽） 包装：卷带（TR） 描述：IC 3.3V PLL CLOCK DRVR 24-TSSOP 集成电路（IC） 时钟发生器，PLL，频率合成器

Unmanaged Industrial Ethernet Switch

文件：447.94 Kbytes Page：3 Pages

Unmanaged Industrial Ethernet Switch

文件：447.94 Kbytes Page：3 Pages

Unmanaged Industrial Ethernet Switch

文件：447.94 Kbytes Page：3 Pages

Unmanaged Industrial Ethernet Switch

文件：447.94 Kbytes Page：3 Pages

Unmanaged Industrial Ethernet Switch

文件：447.94 Kbytes Page：3 Pages