CDx4HC73 CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger

1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard outputs: 10 LS

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件：57.26 Kbytes Page：8 Pages

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件：266.53 Kbytes Page：13 Pages

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件：452.31 Kbytes Page：15 Pages

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

文件：422.72 Kbytes Page：15 Pages

Dual JK flip-flop with reset; negative-edge trigger

General description The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The 74HC73 is specified in compliance with JEDEC standard no. 7A. Features Low-power dissipation Complies with JEDEC standard no. 7A ESD protection: