CD74HCT109价格

参考价格:¥2.3067

型号:CD74HCT109E 品牌:Texas 备注:这里有CD74HCT109多少钱,2026年最近7天走势,今日出价,今日竞价,CD74HCT109批发/采购报价,CD74HCT109行情走势销售排行榜,CD74HCT109报价。
型号 功能描述 生产厂家 企业 LOGO 操作
CD74HCT109

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

Features • Asynchronous Set and Reset • Schmitt Trigger Clock Inputs • Typical fMAX = 54MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wi

TI

德州仪器

CD74HCT109

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

CD74HCT109

具有设置和复位端的高速 CMOS 逻辑双路正边沿触发式 J-K 触发器

TI

德州仪器

CD74HCT109

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:279.59 Kbytes Page:12 Pages

TI

德州仪器

CD74HCT109

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

CD74HCT109

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:58.14 Kbytes Page:8 Pages

TI

德州仪器

丝印代码:CD74HCT109E;Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

Features • Asynchronous Set and Reset • Schmitt Trigger Clock Inputs • Typical fMAX = 54MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wi

TI

德州仪器

丝印代码:CD74HCT109E;Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

Features • Asynchronous Set and Reset • Schmitt Trigger Clock Inputs • Typical fMAX = 54MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wi

TI

德州仪器

丝印代码:HCT109M;Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

Features • Asynchronous Set and Reset • Schmitt Trigger Clock Inputs • Typical fMAX = 54MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wi

TI

德州仪器

丝印代码:HCT109M;Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

Features • Asynchronous Set and Reset • Schmitt Trigger Clock Inputs • Typical fMAX = 54MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wi

TI

德州仪器

丝印代码:HCT109M;Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

Features • Asynchronous Set and Reset • Schmitt Trigger Clock Inputs • Typical fMAX = 54MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wi

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

Features • Asynchronous Set and Reset • Schmitt Trigger Clock Inputs • Typical fMAX = 54MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wi

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:279.59 Kbytes Page:12 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:279.59 Kbytes Page:12 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

封装/外壳:16-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:管件 描述:IC FF JK TYPE DUAL 1BIT 16SOIC 集成电路(IC) 触发器

TI

德州仪器

封装/外壳:16-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC FF JK TYPE DUAL 1BIT 16SOIC 集成电路(IC) 触发器

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:279.59 Kbytes Page:12 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:279.59 Kbytes Page:12 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:347.95 Kbytes Page:16 Pages

TI

德州仪器

Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

文件:454.62 Kbytes Page:15 Pages

TI

德州仪器

Dual JK flip-flop with set and reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT109 are dual positive-edge triggered, JK flip-flops with individual J, K inputs, clock (CP)

PHILIPS

飞利浦

Dual JK flip-flop with set and reset; positive-edge-trigger

1. General description The 74HC109; 74HCT109 is a dual positive edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of

NEXPERIA

安世

Dual JK flip-flop with set and reset; positive-edge-trigger

1. General description The 74HC109; 74HCT109 is a dual positive edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of

NEXPERIA

安世

Dual JK flip-flop with set and reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT109 are dual positive-edge triggered, JK flip-flops with individual J, K inputs, clock (CP)

PHILIPS

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT109 are dual positive-edge triggered, JK flip-flops with individual J, K inputs, clock (CP)

PHILIPS

飞利浦

CD74HCT109产品属性

  • 类型

    描述

  • 型号

    CD74HCT109

  • 功能描述

    触发器 Dual

  • RoHS

  • 制造商

    Texas Instruments

  • 电路数量

    2

  • 逻辑系列

    SN74

  • 逻辑类型

    D-Type Flip-Flop

  • 极性

    Inverting, Non-Inverting

  • 输入类型

    CMOS

  • 传播延迟时间

    4.4 ns

  • 高电平输出电流

    - 16 mA

  • 低电平输出电流

    16 mA

  • 电源电压-最大

    5.5 V

  • 最大工作温度

    + 85 C

  • 安装风格

    SMD/SMT

  • 封装/箱体

    X2SON-8

  • 封装

    Reel

更新时间:2026-3-13 23:00:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
TI
25+
SOIC-16
22412
原装正品现货,原厂订货,可支持含税原型号开票。
TI
25+
PDIP-16
20948
样件支持,可原厂排单订货!
TI
2026+
DIP16
209
原装正品,假一罚十!
RCA
24+/25+
130
原装正品现货库存价优
TI(德州仪器)
2511
CD74HCT109M
9550
电子元器件采购降本30%!原厂直采,砍掉中间差价
TI(德州仪器)
23+
CD74HCT109M
13650
公司只做原装正品,假一赔十
TEXASINSTRUMENTS
24+
DIP-16
6800
100%原装进口现货,欢迎来电咨询
CD74HCT109E
25+
65
65
HAR
2015+
SOP/DIP
19889
一级代理原装现货,特价热卖!
TI
25+
SOP16
3200
全新原装、诚信经营、公司现货销售!

CD74HCT109数据表相关新闻

  • CD74HC688E

    CD74HC688E

    2023-6-12
  • CD74HCT4053PWR

    进口代理

    2022-8-20
  • CD74HC4051PWR,AM26C31CDR到货

    CD74HC4051PWR,AM26C31CDR到货

    2021-7-26
  • CD74HCT299M

    安装类型 表面贴装型 封装/外壳 20-SOIC(0.295,7.50mm 宽) 工作温度 -55°C ~ 125°C 供应商器件封装 20-SOIC 逻辑类型 通用移位寄存器 电流-输出高、低 4mA,4mA 电压-供电 4.5V ~ 5.5V 电路数 8 位

    2021-7-12
  • CD74HC4094PWR

    SO-16 计数器移位寄存器 , SOP-16 计数器移位寄存器 , 2 8 bit 计数器移位寄存器 , SN74LV164A 计数器移位寄存器 , Binary 计数器移位寄存器 , 12.1 ns, 8.8 ns 计数器移位寄存器

    2020-9-1
  • CD74HCT688M

    深圳科雨电子有限公司,联系人:卢小姐 手机:18975515225 原装正品 大量现货,有需要的可以联系我 QQ:97877805 微信:wei555222777

    2019-6-10