位置:首页 > IC中文资料 > CD4029

CD4029价格

参考价格:¥24.3197

型号:CD4029BCN 品牌:National 备注:这里有CD4029多少钱,2026年最近7天走势,今日出价,今日竞价,CD4029批发/采购报价,CD4029行情走势销售排行榜,CD4029报价。
型号 功能描述 生产厂家 企业 LOGO 操作
CD4029

Presettable Binary/Decade Up/Down Counter

General Description The CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade input. When binary/decade is at logical “1”, the counter counts in binary, other wise it counts in decade. Similarly, the counte

FAIRCHILD

仙童半导体

CD4029

CMOS Presettable Up/Down Counter

Description CD4029BMS consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. Features • High-Voltage Type (20V Rating) • Medium Speed Operation: 8MHz (Typ.) at CL = 50pF and VDD - VSS = 10V • Multi-Package Paralle

INTERSIL

CD4029

CMOS Presettable Up/Down Counter

Features High-Voltage Type (20V Rating) Medium Speed Operation: 8MHz (Typ.) at CL = 50pF and VDD - VSS = 10V Multi-Package Parallel Clocking for Synchronous High Speed Output Response or Ripple Clocking for Slow Clock Input Rise and Fall Times “Preset Enable” and Individual “Jam” Inputs Pro

SYC

CD4029

CMOS Presettable Up/Down Counter

Description\nCD4029BMS consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. • High-Voltage Type (20V Rating)\n• Medium Speed Operation: 8MHz (Typ.) at CL = 50pF and VDD - VSS = 10V\n• Multi-Package Parallel Clocking for Synchronous High Speed Output Response or Ripple Clocking for Slow Clock Input Rise and Fall Times\n• “Preset Enable” and Individual “Jam” Inputs Provided\n;

RENESAS

瑞萨

CD4029

Presettable Binary/Decade Up/Down Counter

General Description\nThe CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade input. When binary/decade is at logical “1”, the counter counts in binary, other wise it counts in decade. Similarly, the counter co ■Wide supply voltage range: 3V to 15V\n■High noise immunity: 0.45 VDD(typ.)\n■Low power TTL compatibility: fan out of 2 driving 74L or 1 driving 74LS\n■Parallel jam inputs\n■Binary or BCD decade up/down counting;

ONSEMI

安森美半导体

CD4029

CMOS PRESETTABLE UP/DOWN COUNTER

TI

德州仪器

CD4029

Presettable Binary/Decade Up/Down Counter

文件:164.21 Kbytes Page:8 Pages

NSC

国半

CD4029

Presettable Binary/Decade Up/Down Counter

文件:164.2 Kbytes Page:8 Pages

NSC

国半

CD4029

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CD4029

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

丝印代码:CD4029BE;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:CD4029BE;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:CD4029BF;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:CD4029BF;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:CD4029BM;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:CD4029BM;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:CD4029BM;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:CD4029B;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:CD4029B;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

Presettable Binary/Decade Up/Down Counter

General Description The CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade input. When binary/decade is at logical “1”, the counter counts in binary, other wise it counts in decade. Similarly, the counte

FAIRCHILD

仙童半导体

Presettable Binary/Decade Up/Down Counter

General Description The CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade input. When binary/decade is at logical “1”, the counter counts in binary, other wise it counts in decade. Similarly, the counte

FAIRCHILD

仙童半导体

Presettable Binary/Decade Up/Down Counter

General Description The CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade input. When binary/decade is at logical “1”, the counter counts in binary, other wise it counts in decade. Similarly, the counte

FAIRCHILD

仙童半导体

Presettable Binary/Decade Up/Down Counter

General Description The CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade input. When binary/decade is at logical “1”, the counter counts in binary, other wise it counts in decade. Similarly, the counte

FAIRCHILD

仙童半导体

丝印代码:8101602EA;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:8101602EA;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

CMOS Presettable Up/Down Counter

Features • High-Voltage Type (20V Rating) • Medium Speed Operation: 8MHz (Typ.) at CL = 50pF and VDD - VSS = 10V • Multi-Package Parallel Clocking for Synchronous High Speed Output Response or Ripple Clocking for Slow Clock Input Rise and Fall Times • “Preset Enable” and Individual “Jam” In

RENESAS

瑞萨

CMOS Presettable Up/Down Counter

Description CD4029BMS consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. Features • High-Voltage Type (20V Rating) • Medium Speed Operation: 8MHz (Typ.) at CL = 50pF and VDD - VSS = 10V • Multi-Package Paralle

INTERSIL

丝印代码:CM029B;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

丝印代码:CM029B;CMOS Presettable Up/Down Counter

Features: ® Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ® Binary or d

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

Presettable Binary/Decade Up/Down Counter

文件:164.21 Kbytes Page:8 Pages

NSC

国半

Presettable Binary/Decade Up/Down Counter

文件:164.2 Kbytes Page:8 Pages

NSC

国半

Presettable Binary/Decade Up/Down Counter

文件:164.2 Kbytes Page:8 Pages

NSC

国半

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

封装/外壳:16-DIP(0.300",7.62mm) 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC PRESET UP/DWN COUNTER 16-DIP 集成电路(IC) 计数器,除法器

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

封装/外壳:16-DIP(0.300",7.62mm) 包装:管件 描述:IC PRESET UP/DWN COUNTER 16-DIP 集成电路(IC) 计数器,除法器

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

Presettable Binary/Decade Up/Down Counter

文件:164.2 Kbytes Page:8 Pages

NSC

国半

Presettable Binary/Decade Up/Down Counter

文件:164.21 Kbytes Page:8 Pages

NSC

国半

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:302.49 Kbytes Page:7 Pages

TI

德州仪器

CMOS PRESETTABLE UP/DOWN COUNTER

文件:1.03602 Mbytes Page:18 Pages

TI

德州仪器

Presettable Binary/Decade Up/Down Counter

文件:164.2 Kbytes Page:8 Pages

NSC

国半

Presettable Binary/Decade Up/Down Counter

文件:164.2 Kbytes Page:8 Pages

NSC

国半

替换型号 功能描述 生产厂家 企业 LOGO 操作

BINARY OR BCD DECADE PRESETTABLE UP/DOWN COUNTER

STMICROELECTRONICS

意法半导体

Synchronous up/down counter, binary/decade counter

PHILIPS

飞利浦

Synchronous up/down counter, binary/decade counter

PHILIPS

飞利浦

Synchronous up/down counter, binary/decade counter

PHILIPS

飞利浦

Binary/Decade Up/Down Counter

MOTOROLA

摩托罗拉

Binary/Decade Up/Down Counter

ONSEMI

安森美半导体

Binary/Decade Up/Down Counter

ONSEMI

安森美半导体

Binary/Decade Up/Down Counter

MOTOROLA

摩托罗拉

PRESETTABLE UP/DOWN COUNTER

RANDE

CD4029产品属性

  • 类型

    描述

  • Bits (#):

    4

  • Technology Family:

    CD4000

  • Supply voltage (Min) (V):

    3

  • Supply voltage (Max) (V):

    18

  • Input type:

    Standard CMOS

  • Output type:

    Push-Pull

  • Features:

    Balanced outputs

更新时间:2026-5-13 23:00:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
TI
25+
N/A
22412
原装正品现货,原厂订货,可支持含税原型号开票。
onsemi
25+
16-PDIP
20948
样件支持,可原厂排单订货!
FSC
23+
NA
20000
全新原装假一赔十
FSC
02+
SOP16
500
一级代理,专注军工、汽车、医疗、工业、新能源、电力
TI/德州仪器
25+
SOP
32000
TI/德州仪器全新特价CD4029BM96即刻询购立享优惠#长期有货
TI
24+
DIP
8500
只做原装正品假一赔十为客户做到零风险!!
TI/德州仪器
20+
DIP-16
10000
只做原装真实库存13714450367
FSC
2015+
DIP
19889
一级代理原装现货,特价热卖!
NSC
23+
NA
566
专做原装正品,假一罚百!
TI
21+
DIP
10000
只做原装,质量保证

CD4029数据表相关新闻

  • CD4044BD

    CD4044BD

    2023-5-23
  • CD4043BDR

    CD4043BDR

    2023-5-15
  • CD4028BM96

    属性 参数值 商品目录 4000系列逻辑芯片 逻辑电路的归属系列 4000B 逻辑类型 编码器 电路/元件数 - 输入数/每元件位数 - 工作电压 3V ~ 18V

    2021-7-8
  • CD4027BM96

    CD4027BM96,当天发货0755-82732291全新原装现货或门市自取.

    2020-11-8
  • CD4042BDR

    CD4042BDR ,当天发货0755-82732291全新原装现货或门市自取.

    2020-11-8
  • CD4028BM96

    CD4028BM96,当天发货0755-82732291全新原装现货或门市自取.

    2020-11-7