位置:首页 > IC中文资料第737页 > 74LVQ573SJ
| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
74LVQ573SJ | Low Voltage Octal Latch with 3-STATE Outputs General Description The LVQ573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs. The LVQ573 is functionally identical to the LVQ373 but with inputs and outputs on opposite sides of the package. Features ■ Ideal for low power/low no | Fairchild 仙童半导体 | ||
74LVQ573SJ | Low Voltage Octal Latch with 3-STATE Outputs 文件:73.8 Kbytes Page:7 Pages | Fairchild 仙童半导体 | ||
74LVQ573SJ | 封装/外壳:20-SOIC(0.209",5.30mm 宽) 包装:管件 描述:IC LATCH OCTAL LV 3STATE 20SOP 集成电路(IC) 锁存器 | ONSEMI 安森美半导体 | ||
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING DESCRIPTION The LVQ573 is a low voltage CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. It has better speed performance at 3.3V than 5V LST | STMICROELECTRONICS 意法半导体 | |||
LOW VOLTAGE CMOS OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING DESCRIPTION The 74LVQ573 is a low voltage CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. All inputs and outputs are equipped with protect | STMICROELECTRONICS 意法半导体 | |||
Low Voltage Octal Latch with 3-STATE Outputs General Description The LVQ573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs. The LVQ573 is functionally identical to the LVQ373 but with inputs and outputs on opposite sides of the package. Features ■ Ideal for low power/low no | Fairchild 仙童半导体 | |||
Low Voltage Octal Latch with 3-STATE Outputs 文件:73.8 Kbytes Page:7 Pages | Fairchild 仙童半导体 | |||
封装/外壳:20-SOIC(0.209",5.30mm 宽) 包装:管件 描述:IC LATCH OCTAL LV 3STATE 20SOP 集成电路(IC) 锁存器 | ONSEMI 安森美半导体 | |||
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING DESCRIPTION The LVQ573 is a low voltage CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. It has better speed performance at 3.3V than 5V LST | STMICROELECTRONICS 意法半导体 |
74LVQ573SJ产品属性
- 类型
描述
- 型号
74LVQ573SJ
- 功能描述
闭锁 Octal Latch
- RoHS
否
- 制造商
Micrel
- 电路数量
1
- 逻辑类型
CMOS
- 逻辑系列
TTL
- 极性
Non-Inverting
- 输出线路数量
9
- 电源电压-最大
12 V
- 电源电压-最小
5 V
- 最大工作温度
+ 85 C
- 最小工作温度
- 40 C
- 封装/箱体
SOIC-16
- 封装
Reel
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
ST/意法 |
24+ |
NA/ |
4250 |
原装现货,当天可交货,原型号开票 |
|||
ST |
24+ |
SOP-20L |
20000 |
全新原厂原装,进口正品现货,正规渠道可含税!! |
|||
ST |
25+23+ |
SOP-20L |
77159 |
绝对原装正品现货,全新深圳原装进口现货 |
|||
onsemi |
25+ |
20-SOIC(0.209 5.30mm 宽) |
9350 |
独立分销商 公司只做原装 诚心经营 免费试样正品保证 |
|||
ON Semiconductor |
24+ |
20-SOP |
56200 |
一级代理/放心采购 |
|||
ST |
24+ |
SOP-20L |
18560 |
假一赔十全新原装现货特价供应工厂客户可放款 |
|||
ST |
19+ |
SOP-20L |
20000 |
8800 |
|||
ST/意法 |
2402+ |
SOP20 |
8324 |
原装正品!实单价优! |
|||
FSC |
25+ |
SMD |
6225 |
百分百原装正品 真实公司现货库存 本公司只做原装 可 |
|||
24+ |
5000 |
公司存货 |
74LVQ573SJ芯片相关品牌
74LVQ573SJ规格书下载地址
74LVQ573SJ参数引脚图相关
- 8位移位寄存器
- 89c51
- 89c2051
- 88e6060
- 8550
- 8510c
- 8486
- 8390
- 8255
- 822j
- 8171
- 815ept
- 8100c
- 8051
- 8024
- 7号电池
- 7994
- 7805
- 7756
- 7705ac
- 74LVX14
- 74LVX08
- 74LVX05
- 74LVX04
- 74LVX03
- 74LVX02
- 74LVX00
- 74LVU04
- 74LVT86
- 74LVT74
- 74LVT32
- 74LVT20
- 74LVT14
- 74LVT10
- 74LVT08
- 74LVT04
- 74LVT02
- 74LVT00
- 74LVQ86SCX
- 74LVQ86SC_Q
- 74LVQ86SC
- 74LVQ86MTR
- 74LVQ86M
- 74LVQ86
- 74LVQ74TTR
- 74LVQ74SJX
- 74LVQ74SJ_Q
- 74LVQ74SJ
- 74LVQ74SCX
- 74LVQ74SC_Q
- 74LVQ74SC
- 74LVQ74MTR
- 74LVQ74M
- 74LVQ74
- 74LVQ574TTR
- 74LVQ574MTR
- 74LVQ574M
- 74LVQ573TTR
- 74LVQ573SJX
- 74LVQ573SJ_Q
- 74LVQ573SCX
- 74LVQ573SC
- 74LVQ573QSCX
- 74LVQ573QSC_Q
- 74LVQ573QSC
- 74LVQ573MTR
- 74LVQ573M
- 74LVQ541MTR
- 74LVQ4066TTR
- 74LVQ4066MTR
- 74LVQ4066DMTR
- 74LVQ374TTR
- 74LVQ374SJX
- 74LVQ374SJ_Q
- 74LVQ374SJ
- 74LVQ374SCX
- 74LVQ374SC
- 74LVQ374QSCX
- 74LVQ374QSC_Q
- 74LVQ374QSC
- 74LVQ32
- 74LVQ20
- 74LVQ14
- 74LVQ11
- 74LVQ10
- 74LVQ08
- 74LVQ04
- 74LVQ02
- 74LVQ00
- 74LVC86
- 74LVC27
- 74LVC11
- 74LVC10
- 74LVC02
- 74LV86N
- 74LV86D
- 74LV86A
- 74LV86
- 74LV74N
- 74LV74D
74LVQ573SJ数据表相关新闻
74LVT16245BBX+518
74LVT16245BBX+518
2023-5-1974LVT16245BDGGRE4
74LVT16245BDGGRE4
2023-5-1974LVT374PW
74LVT374PW
2023-5-1974LVCH16244ADGG-QJ
74LVCH16244ADGG-QJ
2023-5-1974LVCH162245
PDIP-20 总线收发器 , SO-20 + 125 C 总线收发器 , 74VHCT 总线收发器 , 2 V 总线收发器 , SOIC-20 总线收发器 , LQFP-100 总线收发器
2020-9-1174LVQ11MTR-三重3输入与门
74LVQ11是一个低电压CMOS三重3输入与门亚微米制造硅栅和双层金属布线C2MOS技术。它是理想的低功耗和低噪音3.3V应用。 内部电路是由3个阶段包括缓冲输出,从而使高噪声免疫力和稳定的输出。 所有输入和输出都配备了防止静电放电保护电路,让他们2KV的静电放电抗扰度和瞬态过剩电压。 高速:TPD =4.7ns(典型值)VCC= 3.3 V 兼容TTL输出 低功耗:ICC=2毫安(最大值)在TA= 25℃ 低噪声:VOLP=0.3V VCC= 3.3V(典型值) 75W的传输线路驱动 CAPA
2012-11-6
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106