OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING

DESCRIPTION The LVQ573 is a low voltage CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. It has better speed performance at 3.3V than 5V LST

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING

DESCRIPTION The LVQ573 is a low voltage CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. It has better speed performance at 3.3V than 5V LST

Low Voltage Octal Latch with 3-STATE Outputs

General Description The LVQ573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs. The LVQ573 is functionally identical to the LVQ373 but with inputs and outputs on opposite sides of the package. Features ■ Ideal for low power/low no

LOW VOLTAGE CMOS OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING

DESCRIPTION The 74LVQ573 is a low voltage CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. All inputs and outputs are equipped with protect

Low Voltage Octal Latch with 3-STATE Outputs

文件：73.8 Kbytes Page：7 Pages

LOW VOLTAGE CMOS OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING

DESCRIPTION The 74LVQ573 is a low voltage CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. All inputs and outputs are equipped with protect

封装/外壳：20-SOIC（0.295"，7.50mm 宽） 包装：管件 描述：IC DTYPE LATCH 3-ST OCTAL 20SOP 集成电路（IC） 锁存器