找IC，尽在114IC

芯片资料
  • 芯片资料
  • 丝印反查
  • 库存查询
  • 行业新闻
  • 制造商
  • 替换型号
  • 晶体管

位置：首页 > IC中文资料 > 74LVC163

74LVC163价格

参考价格：￥1.5480

型号：74LVC16373ADGG,112 品牌：NXP 备注：这里有74LVC163多少钱，2026年最近7天走势，今日出价，今日竞价，74LVC163批发/采购报价，74LVC163行情走势销售排行榜，74LVC163报价。
型号 功能描述 生产厂家 企业 LOGO 操作
74LVC163

Presettable synchronous 4-bit binary counter; synchronous reset

DESCRIPTION The 74LVC163 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard no. 8–1A • Inputs accept voltages up to 5.5 V • C

PHILIPS

飞利浦

74LVC163

Presettable synchronous 4-bit binary counter; synchronous reset

1. General description The 74LVC163 is a synchronous presettable binary counter which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (pin CP)

NEXPERIA

安世

74LVC16373

16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State

DESCRIPTION The 74LVC(H)16373A is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each octal. Inputs can be driven from either 3.3 or 5 V

PHILIPS

飞利浦

74LVC16373A

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

DESCRIPTION The 74LVC(H)16373A is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each octal. Inputs can be driven from either 3.3 or 5 V

PHILIPS

飞利浦

74LVC16373A

16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State

DESCRIPTION The 74LVC(H)16373A is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each octal. Inputs can be driven from either 3.3 or 5 V

PHILIPS

飞利浦

74LVC16373A

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

1. General description The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches with 3-state outputs. The devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The devices feature two latch enables (1LE and 2LE) and two output enables (1OE and

NEXPERIA

安世

74LVC16373A

3.3V CMOS 16-Bit Transparent D-Type Latch with 3-State Outputs, 5.0V Tolerant I/O

The 74LVC16373A 16-bit high-speed, low-power transparent D-type latch is ideal for temporary storage of data. It can be used for implementing memory address latches, I/O ports, and bus drivers and can operate as two 8- bit latches or one 16-bit latch. All pins of the 74LVC16373A can be driven from e Typical tSK(o) (Output Skew) ESD > 2000V per MIL-STD-883, Method 3015\n> 200V using machine model (C = 200pF, R = 0)\nVCC = 3.3V ± 0.3V, Normal Range\nVCC = 2.7V to 3.6V, Extended Range\nCMOS power levels (0.4 uW typ. static)\nAll inputs, outputs, and I/O are 5V tolerant\nSupports hot insertion\nAva;

RENESAS

瑞萨

74LVC16373ADGG

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches featuring separate D-type inputs with bus hold (74LVCH16373A only) for each latch and 3-state outputs for bus-oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each octal. Inputs can • 5 V tolerant inputs/outputs for interfacing with 5 V logic\n• Wide supply voltage range from 1.2 V to 3.6 V\n• CMOS low power consumption\n• Multibyte flow-through standard pinout architecture\n• Multiple low inductance supply pins for minimum noise and ground bounce\n• Direct interface with TTL l;

NEXPERIA

安世

74LVC16373ADGG

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

1. General description The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches with 3-state outputs. The devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The devices feature two latch enables (1LE and 2LE) and two output enables (1OE and

NEXPERIA

安世

74LVC16373ADGG

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

DESCRIPTION The 74LVC(H)16373A is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each octal. Inputs can be driven from either 3.3 or 5 V

PHILIPS

飞利浦

74LVC16373ADGG

16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State

DESCRIPTION The 74LVC(H)16373A is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each octal. Inputs can be driven from either 3.3 or 5 V

PHILIPS

飞利浦

74LVC16373ADGG-Q100

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

The 74LVC16373A-Q100 and 74LVCH16373A-Q100 are 16-bit D-type transparent latches featuring separate D-type inputs with bus hold (74LVCH16373A-Q100 only) for each latch and 3-state outputs for bus-oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each oc • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• 5 V tolerant inputs/outputs for interfacing with 5 V logic\n• Wide supply voltage range from 1.2 V to 3.6 V\n• CMOS low power consumption\n• Multibyte flow-throug;

NEXPERIA

安世

74LVC16373ADGGRG4

丝印代码：LVC16373A；SN74LVC16373A 16-Bit Transparent D-Type Latch With 3-State Outputs

1 Features 1• Member of the Texas Instruments Widebus™ Family • Operates From 1.65 V to 3.6 V • Inputs Accept Voltages to 5.5 V • Max tpd of 4.2 ns at 3.3 V • Typical VOLP (Output Ground Bounce) 2 V at VCC = 3.3 V, T

TI

德州仪器

74LVC16373ADGV

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

1. General description The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches with 3-state outputs. The devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The devices feature two latch enables (1LE and 2LE) and two output enables (1OE and

NEXPERIA

安世

74LVC16373ADGVRE4

丝印代码：LD373A；SN74LVC16373A 16-Bit Transparent D-Type Latch With 3-State Outputs

1 Features 1• Member of the Texas Instruments Widebus™ Family • Operates From 1.65 V to 3.6 V • Inputs Accept Voltages to 5.5 V • Max tpd of 4.2 ns at 3.3 V • Typical VOLP (Output Ground Bounce) 2 V at VCC = 3.3 V, T

TI

德州仪器

74LVC16373ADL

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

DESCRIPTION The 74LVC(H)16373A is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each octal. Inputs can be driven from either 3.3 or 5 V

PHILIPS

飞利浦

74LVC16373ADL

16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State

DESCRIPTION The 74LVC(H)16373A is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One Latch Enable (LE) input and one Output Enable (OE) are provided for each octal. Inputs can be driven from either 3.3 or 5 V

PHILIPS

飞利浦

74LVC16373APAG

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

FEATURES: • Typical tSK(o) (Output Skew) 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • CMOS power levels (0.4μ W typ. static) • All inputs, outputs, and I/O are 5V to

RENESAS

瑞萨

74LVC16373APAG8

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

FEATURES: • Typical tSK(o) (Output Skew) 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • CMOS power levels (0.4μ W typ. static) • All inputs, outputs, and I/O are 5V to

RENESAS

瑞萨

74LVC16373APVG

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

FEATURES: • Typical tSK(o) (Output Skew) 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • CMOS power levels (0.4μ W typ. static) • All inputs, outputs, and I/O are 5V to

RENESAS

瑞萨

74LVC16373APVG8

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

FEATURES: • Typical tSK(o) (Output Skew) 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • CMOS power levels (0.4μ W typ. static) • All inputs, outputs, and I/O are 5V to

RENESAS

瑞萨

74LVC16373DGGRE4

丝印代码：LVC16373；16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

FEATURES · Member of the Texas Instruments Widebus™ Family · EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process · Typical VOLP (Output Ground Bounce) 2 V at VCC = 3.3 V, TA = 25°C · Latch-Up Performance

TI

德州仪器

74LVC16374A

16-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state

ETC

知名厂家

74LVC16374A

16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state

1. General description The 74LVC16374A; 74LVCH16374A is a 16-bit edge-triggered D-type flip-flop with 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1OE and 2OE), each controlling 8-bi

NEXPERIA

安世

74LVC16374A

16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State

DESCRIPTION The 74LVC(H)16374A is a 16-bit edge-triggered flip-flop featuringseparate D-type inputs for each flip-flop and 3-State outputs for bus oriented applications. The 74LVC16374A consists of 2 sections of eight positive edge-triggered flip-flops. A clock (CP) input and an output enable (OE

PHILIPS

飞利浦

74LVC16374ABQ

16-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state

ETC

知名厂家

74LVC16374ADGG

16-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state

ETC

知名厂家

74LVC16374ADGG

16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state

1. General description The 74LVC16374A; 74LVCH16374A is a 16-bit edge-triggered D-type flip-flop with 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1OE and 2OE), each controlling 8-bi

NEXPERIA

安世

74LVC16374ADGG

16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State

DESCRIPTION The 74LVC(H)16374A is a 16-bit edge-triggered flip-flop featuringseparate D-type inputs for each flip-flop and 3-State outputs for bus oriented applications. The 74LVC16374A consists of 2 sections of eight positive edge-triggered flip-flops. A clock (CP) input and an output enable (OE

PHILIPS

飞利浦

74LVC16374ADGG-Q100

16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state

General description The 74LVC16374A-Q100 and 74LVCH16374A-Q100 are 16-bit edge-triggered flip-flops featuring separate D-type inputs with bus hold (74LVCH16374A-Q100 only) for each flip-flop and 3-state outputs for bus-oriented applications. It consists of two sections of eight positive edge-trig

NEXPERIA

安世

74LVC16374ADGGRG4.B

丝印代码：LVC16374A；SN74LVC16374A 16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs

1 Features 1• Member of the Texas Instruments Widebus™ Family • Typical VOLP (Output Ground Bounce) 2 V at VCC = 3.3 V, TA = 25°C • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection • S

TI

德州仪器

74LVC16374ADL

16-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state

ETC

知名厂家

74LVC16374ADL

16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State

DESCRIPTION The 74LVC(H)16374A is a 16-bit edge-triggered flip-flop featuringseparate D-type inputs for each flip-flop and 3-State outputs for bus oriented applications. The 74LVC16374A consists of 2 sections of eight positive edge-triggered flip-flops. A clock (CP) input and an output enable (OE

PHILIPS

飞利浦

74LVC16374APAG

3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

FEATURES: • Typical tSK(o) (Output Skew) 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • CMOS power levels (0.4μ W typ. static) • All inputs, outputs, and I/O are 5V to

RENESAS

瑞萨

74LVC16374APAG8

3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

FEATURES: • Typical tSK(o) (Output Skew) 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • CMOS power levels (0.4μ W typ. static) • All inputs, outputs, and I/O are 5V to

RENESAS

瑞萨

74LVC16374A-Q100

16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state

General description The 74LVC16374A-Q100 and 74LVCH16374A-Q100 are 16-bit edge-triggered flip-flops featuring separate D-type inputs with bus hold (74LVCH16374A-Q100 only) for each flip-flop and 3-state outputs for bus-oriented applications. It consists of two sections of eight positive edge-trig

NEXPERIA

安世

74LVC163BQ

Presettable synchronous 4-bit binary counter; synchronous reset

1. General description The 74LVC163 is a synchronous presettable binary counter which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (pin CP)

NEXPERIA

安世

74LVC163D

Presettable synchronous 4-bit binary counter; synchronous reset

1. General description The 74LVC163 is a synchronous presettable binary counter which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (pin CP)

NEXPERIA

安世

74LVC163D

Presettable synchronous 4-bit binary counter; synchronous reset

DESCRIPTION The 74LVC163 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard no. 8–1A • Inputs accept voltages up to 5.5 V • C

PHILIPS

飞利浦

74LVC163DB

Presettable synchronous 4-bit binary counter; synchronous reset

DESCRIPTION The 74LVC163 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard no. 8–1A • Inputs accept voltages up to 5.5 V • C

PHILIPS

飞利浦

74LVC163PW

Presettable synchronous 4-bit binary counter; synchronous reset

DESCRIPTION The 74LVC163 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard no. 8–1A • Inputs accept voltages up to 5.5 V • C

PHILIPS

飞利浦

74LVC163PW

Presettable synchronous 4-bit binary counter; synchronous reset

1. General description The 74LVC163 is a synchronous presettable binary counter which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (pin CP)

NEXPERIA

安世

74LVC163PWDH

Presettable synchronous 4-bit binary counter; synchronous reset

DESCRIPTION The 74LVC163 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard no. 8–1A • Inputs accept voltages up to 5.5 V • C

PHILIPS

飞利浦

74LVC16373A

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

文件：212.22 Kbytes Page：17 Pages

PHILIPS

飞利浦

74LVC16373ADGG,118

封装/外壳：48-TFSOP（0.240"，6.10mm 宽） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC TRANS D-TYP LATCH 3ST 48TSSOP 集成电路（IC） 锁存器

ETC

知名厂家

74LVC16373ADGG,518

封装/外壳：48-TFSOP（0.240"，6.10mm 宽） 包装：管件 描述：IC TRANSPARENT LATCH 16B 48TSSOP 集成电路（IC） 锁存器

ETC

知名厂家

74LVC16373ADGG-Q100

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

文件：252.64 Kbytes Page：15 Pages

NEXPERIA

安世

74LVC16373ADGGRG4

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

文件：331.65 Kbytes Page：14 Pages

TI

德州仪器

74LVC16373ADGGRG4

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

文件：456.35 Kbytes Page：15 Pages

TI

德州仪器

74LVC16373ADGGRG4

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

文件：329.51 Kbytes Page：15 Pages

TI

德州仪器

74LVC16373ADGV-Q100

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

文件：252.64 Kbytes Page：15 Pages

NEXPERIA

安世

74LVC16373ADGV-Q100

Discrete and MOSFET components, analog & logic ICs

文件：11.62183 Mbytes Page：234 Pages

NEXPERIA

安世

74LVC16373ADGV-Q100

Discrete and MOSFET components, analog & logic ICs

文件：11.62178 Mbytes Page：234 Pages

NEXPERIA

安世

74LVC16373ADGVRE4

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

文件：456.35 Kbytes Page：15 Pages

TI

德州仪器

74LVC16373ADGVRE4

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

文件：331.65 Kbytes Page：14 Pages

TI

德州仪器

74LVC16373ADGVRE4

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

文件：329.51 Kbytes Page：15 Pages

TI

德州仪器

74LVC16373ADGVRG4

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

文件：456.35 Kbytes Page：15 Pages

TI

德州仪器

74LVC16373APAG

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH

文件：106.51 Kbytes Page：6 Pages

IDT

74LVC16373APAG8

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH

文件：106.51 Kbytes Page：6 Pages

IDT

74LVC16373APVG

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH

文件：106.51 Kbytes Page：6 Pages

IDT

74LVC163产品属性

  • 类型

    描述

  • VCC (V)：

    1.2 - 3.6

  • Logic switching levels：

    TTL

  • Output drive capability (mA)：

    ± 24

  • tpd (ns)：

    3.0

  • Power dissipation considerations：

    low

  • Tamb (°C)：

    -40~125

  • Rth(j-a) (K/W)：

    82

  • Ψth(j-top) (K/W)：

    2.0

  • Rth(j-c) (K/W)：

    37

  • Package name：

    TSSOP48

74LVC163供应商更多...

更新时间：2026-8-3 23:00:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
深圳市高捷芯城科技有限公司
74LVC16374A
恩XP
24+
标准封装
13048
全新原装正品/价格优惠/质量保障
询价
中天科工半导体（深圳）有限公司
74LVC16374ADG-T
恩XP
25+
TSOP
32360
NXP/恩智浦全新特价74LVC16374ADG-T即刻询购立享优惠#长期有货
询价
深圳市联世界科技有限公司
74LVC16373ADGG
恩XP
1252+
TSSOP48
296
公司现货库存,部分型号可以持续供货13714450367
询价
深圳市益百分电子有限公司
74LVC16373ADGG
NEXPERIA/安世
18+
TSSOP-48
4000
询价
嘉宏桦电子(深圳)有限公司
74LVC16373ADL
恩XP
26+
SOT323
10000
原装现货 极速发货 一站式原装元器件BOM配单
询价
深圳市腾亿芯科技有限公司
74LVC16374ADGG,118
Nexperia
26+
Modules
100000
现货~进口原装|遥遥领先
询价
标准国际(香港)有限公司
74LVC16374APVG
IDT
25+
3730
全新原装!优势库存热卖中!
询价
深圳市得捷芯城科技有限公司
74LVC16373ADGG
恩XP
25+
N/A
18798
原装正品现货,原厂订货,可支持含税原型号开票。
询价
深圳市坤融电子科技有限公司
74LVC16373APW
恩XP
2025+
TSSOP48
5000
原装进口价格优 请找坤融电子!
询价
深圳市勤思达科技有限公司
74LVC163PW,118
NEXPERIA
24+
N/A
8000
全新原装正品,现货销售
询价

74LVC163芯片相关品牌

74LVC163规格书下载地址

74LVC163参数引脚图相关

74LVC163数据表相关新闻

  • 74LVC14APW 原装正品现货供应

    74LVC14APW

    2023-2-4

  • 74LVC1G08GV 正品原装现货

    原装正品现货热卖中，焕盛达-专注原装 用芯服务；有其他物料需求可以按照品牌型号找业务询价；

    2020-7-13

  • 74LVC1G08GW焕盛达只做原装

    原厂很远 现货很近 坚持每一片芯片都来自原厂及授权渠道

    2020-5-26

  • 74LVC1G11GW原装现货优势出售中

    原厂很远 现货很近 坚持每一片芯片都来自原厂及授权渠道

    2020-5-25

  • 74LVC08AD绝对原装现货

    74LVC08AD绝对原装现货

    2019-3-5

  • 74LVC125AMTR-低电压CMOS四总线缓冲器(三态)高性能

    74LVC125A是一个低电压的CMOS四路总线缓冲区亚微米芯片制造门和双层金属布线C2MOS技术。它是理想的为1.65至3.6的VCC操作和低功耗和低噪音应用。 它可以连接到5V信号环境在混合3.3/5V系统的投入。这些设备都需要相同的三态控制输入G为采取高，使输出高阻抗状态。它在3.3V时低于5V的高速性能AC/ ACT的家庭，结合低功耗消费。 所有输入和输出都配备了防止静电放电保护电路，让他们2KV的静电放电抗扰度和瞬态过剩电压。 74LVC125AMTR：低电压CMOS四总线缓冲器(三态)高性能特点如下： 5V容限输入

    2012-11-7

DdatasheetPDF页码索引

新数据|IC资料索引|IC关键词|IC库存|IC中文资料|关于我们|联系我们

Copyright © 2003-2026 www.114ic.cn All Rights Reserved 网站备案: 粤ICP备05011613号 粤公网安备 44030402000933号

声明：本站所有资料均来自互联网及网友提供，仅供学习和研究使用，无任何商业目的，版权归原作如有侵权请联系QQ：303638005，本站马上更正

字母索引：ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789

深圳市市场监督管理局企业主体身份公示