位置:74LVC16373A > 74LVC16373A详情
74LVC16373A中文资料
74LVC16373A数据手册规格书PDF详情
1. General description
The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches with 3-state outputs.
The devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The
devices feature two latch enables (1LE and 2LE) and two output enables (1OE and 2OE), each
controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the
latches are transparent, a latch output will change each time its corresponding D-input changes.
When nLE is LOW the latches store the information that was present at the inputs a set-up time
preceding the HIGH-to-LOW transition of nLE. A HIGH on nOE causes the outputs to assume a
high-impedance OFF-state. Operation of the nOE input does not affect the state of the latches.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices
as translators in mixed 3.3 V and 5 V environments.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry
disables the output, preventing the potentially damaging backflow current through the device when
it is powered down.
Bus hold on the data inputs eliminates the need for external pull-up resistors to hold unused inputs.
2. Features and benefits
• Overvoltage tolerant inputs to 5.5 V
• Wide supply voltage range from 1.2 V to 3.6 V
• CMOS low power dissipation
• MULTIBYTE flow-through standard pinout architecture
• Multiple low inductance supply pins for minimum noise and ground bounce
• Direct interface with TTL levels
• All data inputs have bus hold (74LVCH16373A only)
• IOFF circuitry provides partial Power-down mode operation
• Complies with JEDEC standards:
• JESD8-7A (1.65 V to 1.95 V)
• JESD8-5A (2.3 V to 2.7 V)
• JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
• HBM JESD22-A114F exceeds 2000 V
• MM JESD22-A115-B exceeds 200 V
• CDM ANSI/ESDA/Jedec JS-002 exceeds 1000 V
• Specified from -40 °C to +85 °C and -40 °C to +125 °C
74LVC16373A产品属性
- 类型
描述
- 型号
74LVC16373A
- 功能描述
闭锁 3.3V 16-BIT D TRANS LATCH 3-S
- RoHS
否
- 制造商
Micrel
- 电路数量
1
- 逻辑类型
CMOS
- 逻辑系列
TTL
- 极性
Non-Inverting
- 输出线路数量
9
- 电源电压-最大
12 V
- 电源电压-最小
5 V
- 最大工作温度
+ 85 C
- 最小工作温度
- 40 C
- 封装/箱体
SOIC-16
- 封装
Reel
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
NEXPERIA/安世 |
25+ |
SOT370-1 |
600000 |
NEXPERIA/安世全新特价74LVC16373ADL即刻询购立享优惠#长期有排单订 |
|||
NEXPERIA/安世 |
18+ |
TSSOP-48 |
4000 |
||||
NEXPERIA/安世 |
2447 |
SOT362 |
100500 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
|||
恩XP |
1252+ |
TSSOP48 |
296 |
现货库存,有单来谈 |
|||
恩XP |
12+ |
SSOP-48 |
64 |
全新原装 |
|||
IDT |
04+ |
SSOP48 |
3034 |
低价热卖!现货供应,专业为客户提供一站式服务。 |
|||
恩XP |
23+ |
SOP |
20000 |
原装进口ICMCUSOCMOS等知名国内外品牌只做原装全 |
|||
IDT |
25+ |
20 |
全新原装!优势库存热卖中! |
||||
恩XP |
20+21+ |
SSOP48 |
58550 |
金睿扬电子,只做全新原装正品可订货欢迎咨询QQ微信 |
|||
恩XP |
23+ |
N/A |
18900 |
优势原装现货假一赔十 |
74LVC16373APVG 价格
参考价格:¥2.7141
74LVC16373A 资料下载更多...
74LVC16373A相关电子新闻
集成电路(IC)逻辑-锁销74LVC16373ADGG,112
74LVC16373ADGG,112
2019-6-11
74LVC16373A 芯片相关型号
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
