位置:首页 > IC中文资料 > 74F10

74F10价格

参考价格:¥0.0000

型号:74F10 品牌:Semiconductors 备注:这里有74F10多少钱,2026年最近7天走势,今日出价,今日竞价,74F10批发/采购报价,74F10行情走势销售排行榜,74F10报价。
型号 功能描述 生产厂家 企业 LOGO 操作
74F10

Triple 3-Input NAND Gate

General Description This device contains three independent gates, each of which performs the logic NAND function.

FAIRCHILD

仙童半导体

74F10

Triple 3-input NAND gate

74F10 Triple 3-input NAND gate 74F11 Triple 3-input AND gate

PHILIPS

飞利浦

74F10

Triple 3-Input NAND Gate

文件:64.5 Kbytes Page:5 Pages

FAIRCHILD

仙童半导体

74F10

Triple 3-Input NAND Gate

文件:140.66 Kbytes Page:6 Pages

NSC

国半

74F10

Triple 3-input AND gate

ETC

知名厂家

74F10

Triple 3-Input NAND Gate

ONSEMI

安森美半导体

8-Bit Schottky Barrier Diode Array

General Description The 74F1056 is an 8-bit Schottky barrier diode array designed to be employed as termination on the inputs to memory bus lines or CLOCK lines. This device is designed to suppress negative transients caused by line reflections, switching noise and crosstalk. Features ■ 8-Bit a

FAIRCHILD

仙童半导体

8-Bit Schottky Barrier Diode Array

General Description The 74F1056 is an 8-bit Schottky barrier diode array designed to be employed as termination on the inputs to memory bus lines or CLOCK lines. This device is designed to suppress negative transients caused by line reflections, switching noise and crosstalk. Features ■ 8-Bit a

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp

General Description The 74F1071 is an 18-bit undershoot/overshoot clamp which is designed to limit bus voltages and also to protect more sensitive devices from electrical overstress due to electrostatic discharge (ESD). The inputs of the device aggressively clamp voltage excursions nominally at

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp

General Description The 74F1071 is an 18-bit undershoot/overshoot clamp which is designed to limit bus voltages and also to protect more sensitive devices from electrical overstress due to electrostatic discharge (ESD). The inputs of the device aggressively clamp voltage excursions nominally at

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp

General Description The 74F1071 is an 18-bit undershoot/overshoot clamp which is designed to limit bus voltages and also to protect more sensitive devices from electrical overstress due to electrostatic discharge (ESD). The inputs of the device aggressively clamp voltage excursions nominally at

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp

General Description The 74F1071 is an 18-bit undershoot/overshoot clamp which is designed to limit bus voltages and also to protect more sensitive devices from electrical overstress due to electrostatic discharge (ESD). The inputs of the device aggressively clamp voltage excursions nominally at

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

FAIRCHILD

仙童半导体

Positive J-K positive edge-triggered flip-flops

DESCRIPTION The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are

PHILIPS

飞利浦

Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

General Description This device contains three independent gates, each of which performs the logic NAND function.

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

General Description This device contains three independent gates, each of which performs the logic NAND function.

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

General Description This device contains three independent gates, each of which performs the logic NAND function.

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

文件:64.5 Kbytes Page:5 Pages

FAIRCHILD

仙童半导体

High Q, high self-resonant frequency Varnish coated

文件:429.04 Kbytes Page:1 Pages

BOURNS

伯恩斯

色环/插件电感

BOURNS

伯恩斯

封装/外壳:轴向 包装:散装 描述:FIXED IND 100UH 100MA 6 OHM TH 电感器,线圈,扼流圈 固定电感器

ETC

知名厂家

封装/外壳:轴向 包装:散装 描述:FIXED IND 10UH 250MA 3 OHM TH 电感器,线圈,扼流圈 固定电感器

ETC

知名厂家

High Q, high self-resonant frequency Varnish coated

文件:429.04 Kbytes Page:1 Pages

BOURNS

伯恩斯

High Q, high self-resonant frequency Varnish coated

文件:429.04 Kbytes Page:1 Pages

BOURNS

伯恩斯

18-Bit Undershoot/Overshoot Clamp and ESD Protection Device

文件:99.89 Kbytes Page:6 Pages

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp and ESD Protection Device

文件:99.89 Kbytes Page:6 Pages

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp and ESD Protection Device

文件:99.89 Kbytes Page:6 Pages

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp and ESD Protection Device

文件:99.89 Kbytes Page:6 Pages

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp and ESD Protection Device

文件:99.89 Kbytes Page:6 Pages

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp and ESD Protection Device

文件:99.89 Kbytes Page:6 Pages

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp and ESD Protection Device

文件:99.89 Kbytes Page:6 Pages

FAIRCHILD

仙童半导体

18-Bit Undershoot/Overshoot Clamp and ESD Protection Device

文件:99.89 Kbytes Page:6 Pages

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:80.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:80.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:80.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

Dual JK (Note: Overbar Over the K) Positive Edge-Triggered Flip-Flop

文件:384.64 Kbytes Page:12 Pages

TI

德州仪器

Dual JK Positive Edge-Triggered Flip-Flop

文件:133.12 Kbytes Page:10 Pages

NSC

国半

Dual JK (Note: Overbar Over the K) Positive Edge-Triggered Flip-Flop

文件:384.64 Kbytes Page:12 Pages

TI

德州仪器

Dual JK Positive Edge-Triggered Flip-Flop

文件:133.12 Kbytes Page:10 Pages

NSC

国半

Dual JK Positive Edge-Triggered Flip-Flop

文件:80.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

Dual JK Positive Edge-Triggered Flip-Flop

文件:80.64 Kbytes Page:7 Pages

FAIRCHILD

仙童半导体

Dual JK (Note: Overbar Over the K) Positive Edge-Triggered Flip-Flop

文件:384.64 Kbytes Page:12 Pages

TI

德州仪器

Dual JK Positive Edge-Triggered Flip-Flop

文件:133.12 Kbytes Page:10 Pages

NSC

国半

Triple 3-Input NAND Gate

文件:140.66 Kbytes Page:6 Pages

NSC

国半

Triple 3-Input NAND Gate

文件:64.5 Kbytes Page:5 Pages

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

文件:64.5 Kbytes Page:5 Pages

FAIRCHILD

仙童半导体

Triple 3-Input NAND Gate

文件:140.66 Kbytes Page:6 Pages

NSC

国半

Triple 3-Input NAND Gate

文件:140.66 Kbytes Page:6 Pages

NSC

国半

Triple 3-Input NAND Gate

文件:64.5 Kbytes Page:5 Pages

FAIRCHILD

仙童半导体

Triple 3-input NAND gate

74F10 Triple 3-input NAND gate 74F11 Triple 3-input AND gate

PHILIPS

飞利浦

74F10产品属性

  • 类型

    描述

  • 精度:

    ±10%

  • 额定电流:

    100mA

  • 直流电阻(DCR):

  • Q值:

    100@2.52MHz

  • 自谐频率:

    14MHz

更新时间:2026-5-13 23:00:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
TI
25+
PDIP-14
18798
原装正品现货,原厂订货,可支持含税原型号开票。
FSC
2016+
SOP
3000
只做原装,假一罚十,公司可开17%增值税发票!
FAIRCHILDSEMICONDUCTOR
24+
NA
80000
只做自己库存 全新原装进口正品假一赔百 可开13%增
FAIRCHILD
24+/25+
2000
原装正品现货库存价优
NS
97+
SOP
4370
全新原装进口自己库存优势
恩XP
原厂封装
9800
原装进口公司现货假一赔百
Signetics
25+
88
公司优势库存 热卖中!!
Fairchild(飞兆/仙童)
23+
NA
20094
正纳10年以上分销经验原装进口正品做服务做口碑有支持
NSC
2450+
DIP
8850
只做原装正品假一赔十为客户做到零风险!!
FAIRCHILD
24+
NA
2500
只做原装正品现货 欢迎来电查询15919825718

74F10数据表相关新闻