位置:TXG404X > TXG404X详情
TXG404X中文资料
TXG404X数据手册规格书PDF详情
1 Features
• Supports DC ground shifts up to 40V
• AC Noise Rejection of 80VPP up to 5MHz
• CMTI of 1kV/μs
• Low Prop Delay (<5ns) and Ch-Ch Skew (0.35ns)
• Greater than 250Mbps
• Low power consumption (0.65mA per channel at
1Mbps, 1.8V)
• Fully configurable dual-rail design allows each port
to operate from 1.71V to 5.5V
• 4, 2, 1 channel devices available
• Two device variants:
– TXG4041: 3 forward, 1 reverse
– TXG4042: 2 forward, 2 reverse
• Supports VCC disconnect feature (I/Os are forced
into high-Z)
• Schmitt-trigger inputs allows for slow and noisy
signals
• Inputs with integrated static pull-down resistors
prevent channels from floating
• Operating temperature from –40°C to +125°C
• Latch-up performance exceeds 100mA per JESD
78, class II
• ESD protection exceeds JESD 22
– 4000V human-body model
– 500V charged-device model
• Package options provided:
– RUC (X2QFN-14)
– DYY (SOT-14)
– DBQ (QSOP-16)
2 Applications
• Test and Measurement
• Industrial Automation
• Appliances
• Robotics
• Energy Storage Systems
3 Description
The TXG404x is a 4-bit, fixed direction, non-galvanic
based voltage and ground-level translator that
supports both logic-level shifting between 1.71V to
5.5V and ground-level shifting up to ±40V. Compared
to traditional level shifters, the TXG404x family solves
the challenges of voltage translation across different
ground levels. The Simplified Diagram shows a
common use case where DC shift occurs between
GNDA to GNDB due to parasitic resistance or
capacitance.
VCCA is referenced to GNDA and VCCB is referenced
to GNDB. Ax pins are referenced to VCCA logic level
while Bx pins are referenced to VCCB logic levels.
Both A port and B port accept voltages from 1.71V
to 5.5V. This device includes two enable pins that
can place the respective outputs in a high-impedance
state when the OE pin is connected to GND or left
floating. In the event of input power or signal loss,
the output is default low when OE is High (refer to
Table 7-1). The leakage between GNDA and GNDB is
<45nA when VCC to GND is shorted.
The TXG404x device helps improve noise immunity
and power sequencing across different ground
domains while providing low power consumption,
latency, and channel-to-channel skew. The device
supresses noise levels of 80VPP up to 5MHz (Figure
7-5). TXG404x can support multiple interfaces such
as SPI, UART, GPIO, and I2S.
TXG404X 资料下载更多...
TXG404X 芯片相关型号
- 15074
- 1623430000
- 1946350000
- 2133092300
- 2133092300_V02
- 815
- B41899A7878M000
- B41899A7878M002
- B41899A7878M004
- B41899A7878M012
- DX84-2012-25-1005
- DX84-2012-35-1005
- DX84-2012-35-1006
- DX84-2012-35-1009
- DX84-2012-35-1012
- DX84-2012-35-1018
- DX84-2012-35-1024
- DX84-2012-35-1048
- DX84-2012-35-1060
- DX84-2012-35-1110
- MCSH21F104BCG
- NTM88JXX5S
- SA75DMDF50W-03
- SA75DMDF50W-06
- SA75DMDF50W-10
- SA75DMDF50W-30
- SA75DMDF50W-40
- SA75DMDF50W-50
- TXG404X-Q1
TI2相关芯片制造商
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
- P109
- P110
