位置:SN75LVDS86ADGGRG4.A > SN75LVDS86ADGGRG4.A详情

SN75LVDS86ADGGRG4.A中文资料

厂家型号

SN75LVDS86ADGGRG4.A

文件大小

518.549Kbytes

页面数量

22

功能描述

FlatLink™ RECEIVER

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SN75LVDS86ADGGRG4.A数据手册规格书PDF详情

3:21 Data Channel Expansion at up to

178.5 Mbytes/s Throughput

Suited for SVGA, XGA, or SXGA Display

Data Transmission From Controller to

Display With Very Low EMI

Three Data Channels and Clock

Low-Voltage Differential Channels In and

21 Data and Clock Low-Voltage TTL

Channels Out

Operates From a Single 3.3-V Supply

Tolerates 4-kV HBM ESD

Packaged in Thin Shrink Small-Outline

Package (TSSOP) With 20-Mil Terminal

Pitch

Consumes Less Than 1 mW When Disabled

Wide Phase-Lock Input Frequency Range

of 31 MHz to 68 MHz

No External Components Required for PLL

Inputs Meet or Exceed the Standard

Requirements of ANSI EIA/TIA-644

Standard

Improved Replacement for the DS90C364

and SN75LVDS86

Improved Jitter Tolerance

See SN65LVDS86A-Q1 Data Sheet for

Information About the Automotive

Qualified Version

description

The SN65LVDS86A/SN75LVDS86A FlatLink receiver contains three serial-in 7-bit parallel-out shift registers

and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions

allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, ’83, ’84, or ’85, over

four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data

at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input

clock (CLKIN) rate. The data is then unloaded to a 21-bit-wide LVTTL parallel bus at the CLKIN rate. The

’LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).

The ’LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The

data bus appears the same at the input to the transmitter and output of the receiver with the data transmission

transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN)

active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level

on this signal clears all internal registers to a low level.

The SN75LVDS86A is characterized for operation over ambient free-air temperatures of 0C to 70C. The

SN65LVDS86A is characterized for operation over the full Automotive temperature range of −40°C to 125°C.

更新时间:2025-10-14 11:00:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI/德州仪器
23+
TSSOP48
50000
全新原装正品现货,支持订货
TI
18+
TSSOP48
85600
保证进口原装可开17%增值税发票
TI
25+
TSSOP48
2000
主打产品,长备大量现货
TI
2016+
TSSOP48
3000
主营TI,绝对原装,假一赔十,可开17%增值税发票!
TI
24+
TSSOP56
95
散新!现货
TI
24+
TSSOP48
6232
公司原厂原装现货假一罚十!特价出售!强势库存!
TI
25+
TSSOP48
6
百分百原装正品 真实公司现货库存 本公司只做原装 可
TI
25+
TSSOP56
2978
十年品牌!原装现货!!!
TI
1718+
TSSOP48
7500
只做原装进口,假一罚十
TI
24+
TSSOP48
30000
TI一级代理商专营进口原装现货假一赔十