位置:SN65LVDS86AQDGGR.A > SN65LVDS86AQDGGR.A详情

SN65LVDS86AQDGGR.A中文资料

厂家型号

SN65LVDS86AQDGGR.A

文件大小

518.549Kbytes

页面数量

22

功能描述

FlatLink™ RECEIVER

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SN65LVDS86AQDGGR.A数据手册规格书PDF详情

3:21 Data Channel Expansion at up to

178.5 Mbytes/s Throughput

Suited for SVGA, XGA, or SXGA Display

Data Transmission From Controller to

Display With Very Low EMI

Three Data Channels and Clock

Low-Voltage Differential Channels In and

21 Data and Clock Low-Voltage TTL

Channels Out

Operates From a Single 3.3-V Supply

Tolerates 4-kV HBM ESD

Packaged in Thin Shrink Small-Outline

Package (TSSOP) With 20-Mil Terminal

Pitch

Consumes Less Than 1 mW When Disabled

Wide Phase-Lock Input Frequency Range

of 31 MHz to 68 MHz

No External Components Required for PLL

Inputs Meet or Exceed the Standard

Requirements of ANSI EIA/TIA-644

Standard

Improved Replacement for the DS90C364

and SN75LVDS86

Improved Jitter Tolerance

See SN65LVDS86A-Q1 Data Sheet for

Information About the Automotive

Qualified Version

description

The SN65LVDS86A/SN75LVDS86A FlatLink receiver contains three serial-in 7-bit parallel-out shift registers

and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions

allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, ’83, ’84, or ’85, over

four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data

at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input

clock (CLKIN) rate. The data is then unloaded to a 21-bit-wide LVTTL parallel bus at the CLKIN rate. The

’LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).

The ’LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The

data bus appears the same at the input to the transmitter and output of the receiver with the data transmission

transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN)

active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level

on this signal clears all internal registers to a low level.

The SN75LVDS86A is characterized for operation over ambient free-air temperatures of 0C to 70C. The

SN65LVDS86A is characterized for operation over the full Automotive temperature range of −40°C to 125°C.

更新时间:2025-10-11 15:16:00
供应商 型号 品牌 批号 封装 库存 备注 价格
Texas Instruments
24+
48-TSSOP
35200
一级代理/放心采购
TI(德州仪器)
2447
TSSOP-48
315000
2000个/圆盘一级代理专营品牌!原装正品,优势现货,
TI
25+
SSOP-48
2000
就找我吧!--邀您体验愉快问购元件!
TI(德州仪器)
2021+
TSSOP-48
499
TI
22+
48TSSOP
9000
原厂渠道,现货配单
TI
25+
TSSOP48
2000
原厂原装,价格优势
TI/德州仪器
22+
TSSOP
9000
原装正品,支持实单!
TI
23+
TSSOP
2000
正规渠道,只有原装!
TI
25+
TSSOP
11689
TI
23+
TSSOP
20000