位置:CLVC574AQPWRG4Q1 > CLVC574AQPWRG4Q1详情
CLVC574AQPWRG4Q1中文资料
CLVC574AQPWRG4Q1数据手册规格书PDF详情
1FEATURES
· Qualified for Automotive Applications
· ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
· Operates From 2 V to 3.6 V
· Inputs Accept Voltages to 5.5 V
· Max tpd of 7 ns at 3.3 V
· Typical VOLP (Output Ground Bounce) < 0.8 V
at VCC = 3.3 V, TA = 25°C
· Typical VOHV (Output VOH Undershoot) > 2 V at
VCC = 3.3 V, TA = 25°C
· Supports Mixed-Mode Signal Operation on All
Ports (5-V Input/Output Voltage With 3.3-V VCC)
· Ioff Supports Partial-Power-Down Mode
Operation
DESCRIPTION/ORDERING INFORMATION
The SN74LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.
This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance
loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working
registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of thIs device as a translator in
a mixed 3.3-V/5-V system environment.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI(德州仪器) |
24+ |
TSSOP20 |
2317 |
只做原装,提供一站式配单服务,代工代料。BOM配单 |
|||
TI |
16+ |
TSSOP |
10000 |
原装正品 |
|||
TI |
23+ |
20-TSSOP |
65600 |
||||
TI |
20+ |
TSSOP |
65790 |
原装优势主营型号-可开原型号增税票 |
|||
TI/德州仪器 |
23+ |
TSSOP14 |
90000 |
百分百有货原盒原包装 |
|||
Texas Instruments |
24+ |
20-TSSOP(0.173 |
56300 |
||||
TI |
20+ |
IC |
9854 |
就找我吧!--邀您体验愉快问购元件! |
|||
TI(德州仪器) |
2021+ |
TSSOP-20 |
499 |
||||
Texas Instruments(德州仪器) |
22+ |
NA |
500000 |
万三科技,秉承原装,购芯无忧 |
|||
TI |
23+ |
TSSOP20 |
50000 |
全新原装正品现货,支持订货 |
CLVC574AQPWRG4Q1 价格
参考价格:¥2.6369
CLVC574AQPWRG4Q1 资料下载更多...
CLVC574AQPWRG4Q1 芯片相关型号
- 15054
- 74LVTH182512DGGRG4.B
- 74LVTH18512DGGRG4.B
- 74LVTH18514DGGRG4.B
- AMK316BBJ227ML-TE
- CLVC573AQDWRG4Q1
- CLVC573AQDWRG4Q1.B
- CLVC573AQPWRG4Q1
- CLVC573AQPWRG4Q1.B
- CLVC574AQDWRG4Q1
- CLVC574AQDWRG4Q1.B
- CLVC574AQPWRG4Q1.B
- LNT1K103MSE
- LNT1K223MSE
- LNT1K224MSE
- MMF
- PX0840SLASHBSLASH2M00
- PX0840SLASHBSLASH3M00
- PX0840SLASHBSLASH5M00
- PX0845SLASHB
- SN74LVTH182512DGGR
- SN74LVTH182512DGGR.B
- SN74LVTH18512DGGR
- SN74LVTH18512DGGR.B
- SN74LVTH18514DGGR
- SN74LVTH18514DGGR.B
- TLV5535
- TLV5535IPW
- TLV5535IPW.A
- TLV5535IPWR
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103