位置:CLVC574AQDWRG4Q1 > CLVC574AQDWRG4Q1详情

CLVC574AQDWRG4Q1中文资料

厂家型号

CLVC574AQDWRG4Q1

文件大小

657.11Kbytes

页面数量

16

功能描述

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

数据手册

原厂下载下载地址一下载地址二到原厂下载

生产厂商

TI2

CLVC574AQDWRG4Q1数据手册规格书PDF详情

1FEATURES

· Qualified for Automotive Applications

· ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

· Operates From 2 V to 3.6 V

· Inputs Accept Voltages to 5.5 V

· Max tpd of 7 ns at 3.3 V

· Typical VOLP (Output Ground Bounce) < 0.8 V

at VCC = 3.3 V, TA = 25°C

· Typical VOHV (Output VOH Undershoot) > 2 V at

VCC = 3.3 V, TA = 25°C

· Supports Mixed-Mode Signal Operation on All

Ports (5-V Input/Output Voltage With 3.3-V VCC)

· Ioff Supports Partial-Power-Down Mode

Operation

DESCRIPTION/ORDERING INFORMATION

The SN74LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.

This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance

loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working

registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or

low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the

bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines

without interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered

while the outputs are in the high-impedance state.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of thIs device as a translator in

a mixed 3.3-V/5-V system environment.

更新时间:2025-10-8 8:12:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI(德州仪器)
24+
SOP20300mil
2317
只做原装,提供一站式配单服务,代工代料。BOM配单
TI
16+
SOIC
10000
原装正品
Texas Instruments
24+
20-SOIC(0.295
56300
TI
25+
IC
2000
就找我吧!--邀您体验愉快问购元件!
TI
22+
20SOIC
9000
原厂渠道,现货配单
TI
23+
20SOIC
9000
原装正品,支持实单
TI(德州仪器)
24+
SOP20300mil
2886
原装现货,免费供样,技术支持,原厂对接
Texas Instruments
23+
20-SOIC
5000
特惠实单价格秒出原装正品假一罚万
Texas Instruments(德州仪器)
24+
WSON-8
690000
代理渠道/支持实单/只做原装
24+
N/A
72000
一级代理-主营优势-实惠价格-不悔选择