位置:74LVTH18514DGGRG4.B > 74LVTH18514DGGRG4.B详情

74LVTH18514DGGRG4.B中文资料

厂家型号

74LVTH18514DGGRG4.B

文件大小

643.29Kbytes

页面数量

37

功能描述

3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

74LVTH18514DGGRG4.B数据手册规格书PDF详情

 Members of the Texas Instruments (TIE)

SCOPE E Family of Testability Products

 Members of the TI WidebusE Family

 State-of-the-Art 3.3-V ABT Design Supports

Mixed-Mode Signal Operation (5-V Input

and Output Voltages With 3.3-V VCC)

 Support Unregulated Battery Operation

Down to 2.7 V

 UBT E (Universal Bus Transceiver)

Combines D-Type Latches and D-Type

Flip-Flops for Operation in Transparent,

Latched, or Clocked Mode

 Bus Hold on Data Inputs Eliminates the

Need for External Pullup/Pulldown

Resistors

 B-Port Outputs of ’LVTH182514 Devices

Have Equivalent 25-W Series Resistors, So

No External Resistors Are Required

 Compatible With the IEEE Std 1149.1-1990

(JTAG) Test Access Port and

Boundary-Scan Architecture

 SCOPE E Instruction Set

– IEEE Std 1149.1-1990 Required

Instructions and Optional CLAMP and

HIGHZ

– Parallel-Signature Analysis at Inputs

– Pseudo-Random Pattern Generation

From Outputs

– Sample Inputs/Toggle Outputs

– Binary Count From Outputs

– Device Identification

– Even-Parity Opcodes

 Package Options Include 64-Pin Plastic

Thin Shrink Small-Outline (DGG) and 64-Pin

Ceramic Dual Flat (HKC) Packages Using

0.5-mm Center-to-Center Spacings

description

The ’LVTH18514 and ’LVTH182514 scan test devices with 20-bit universal bus transceivers are members of

the TI SCOPE testability integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990

boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is

accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) VCC operation, but with the

capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 20-bit universal bus transceivers that combine D-type latches and D-type

flip-flops to allow data flow in transparent, latched, or clocked modes. The test circuitry can be activated by the

TAP to take snapshot samples of the data appearing at the device pins or to perform a self-test on the

boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the

SCOPE universal bus transceivers.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA),

clock-enable (CLKENAB and CLKENBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the

device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched while

CLKENAB is high and/or CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low and

CLKENAB is low, A data is stored on a low-to-high transition of CLKAB. When OEAB is low, the B outputs are

active. When OEAB is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B

data flow, but uses the OEBA, LEBA, CLKENBA, and CLKBA inputs.

In the test mode, the normal operation of the SCOPE universal bus transceivers is inhibited, and the test circuitry

is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs

boundary-scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI),

test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs

other testing functions, such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern

generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of ’LVTH182514, which are designed to source or sink up to 12 mA, include equivalent 25-W

series resistors to reduce overshoot and undershoot.

The SN54LVTH18514 and SN54LVTH182514 are characterized for operation over the full military temperature

range of –55°C to 125°C. The SN74LVTH18514 and SN74LVTH182514 are characterized for operation from

–40°C to 85°C.

更新时间:2025-10-31 16:30:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI
24+
960
FAIRCHILD/仙童
23+
TSSOP20
5000
原厂授权代理,海外优势订货渠道。可提供大量库存,详
FSC/ON
23+
原包装原封□□
2190
原装进口特价供应特价,原装元器件供应,支持开发样品更多详细咨询库存
原厂
25+
2190
百分百原装正品 真实公司现货库存 本公司只做原装 可
onsemi(安森美)
24+
TSSOP20
7350
现货供应,当天可交货!免费送样,原厂技术支持!!!
onsemi(安森美)
24+
TSSOP20
1476
原装现货,免费供样,技术支持,原厂对接
24+
N/A
73000
一级代理-主营优势-实惠价格-不悔选择
Rochester
25+
电联咨询
7800
公司现货,提供拆样技术支持
ON Semiconductor
24+
20-TSSOP
65200
一级代理/放心采购
ON
25+
SSOP-20
1001
就找我吧!--邀您体验愉快问购元件!