位置:74ALVCH162260DLRG4.B > 74ALVCH162260DLRG4.B详情
74ALVCH162260DLRG4.B中文资料
74ALVCH162260DLRG4.B数据手册规格书PDF详情
FEATURES
· Member of the Texas Instruments Widebus™
Family
· EPIC™ (Enhanced-Performance Implanted
CMOS) Submicron Process
· B-Port Outputs Have Equivalent 26-W Series
Resistors, So No External Resistors Are
Required
· ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
· Latch-Up Performance Exceeds 250 mA Per
JESD 17
· Bus Hold on Data Inputs Eliminates the Need
for External Pullup/Pulldown Resistors
· Package Options Include Thin-Shrink
Small-Outline (DGG) and Plastic Shrink
Small-Outline (DL) Packages
DESCRIPTION
This 12-bit to 24-bit multiplexed D-type latch is
designed for 1.65-V to 3.6-V VCC operation.
The SN74ALVCH162260 is used in applications in
which two separate data paths must be multiplexed
onto, or demultiplexed from, a single data path.
Typical applications include multiplexing and/or
demultiplexing address and data information in
microprocessor or bus-interface applications. This
device also is useful in memory-interleaving
applications.
Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The
output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B
control signals also allow bank control in the A-to-B direction.
Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B,
LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is
transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched
until the latch-enable input is returned high.
The B outputs, which are designed to sink up to 12 mA, include equivalent 26-W resistors to reduce overshoot
and undershoot.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH162260 is characterized for operation from -40°C to 85°C.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI&BB |
25+ |
TSSOP56 |
2789 |
原装优势!绝对公司现货! |
|||
TI/德州仪器 |
23+ |
TSSOP56 |
50000 |
全新原装正品现货,支持订货 |
|||
TI |
25+ |
TSSOP56 |
8880 |
原装认准芯泽盛世! |
|||
TI |
936 |
TSSOP56 |
3224 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
|||
TI |
23+ |
TSSOP56 |
3200 |
正规渠道,只有原装! |
|||
TI/德州仪器 |
22+ |
TSSOP56 |
30000 |
十七年VIP会员,诚信经营,一手货源,原装正品可零售! |
|||
22+ |
5000 |
||||||
TI |
23+ |
TSSOP56 |
5000 |
全新原装,支持实单,非诚勿扰 |
|||
TI |
23+ |
TSSOP56 |
3200 |
公司只做原装,可来电咨询 |
|||
TI |
23+ |
NA |
20000 |
74ALVCH162260DLRG4.B 资料下载更多...
74ALVCH162260DLRG4.B 芯片相关型号
- 74ALVCH162260GRG4.B
- 74ALVCH162268GRG4.B
- 74ALVCH162268ZQLR
- 74ALVCH16244DGGRE4
- 74ALVCH16244DGGRG4.B
- 74ALVCH16244DGVRE4
- 74ALVCH16244DLG4
- 74ALVCH16373DGGE4
- 74ALVCH16373DGGRG4
- 74ALVCH16373DLG4
- AE770L16
- AE770L18
- AE770L20
- AE770L22
- AE770L24
- AE770L8
- APOT-142-VSLASHQ
- CQ2BH63TN-30DC-XB9
- SN74ALS667
- SN74ALVC16244ADGGR
- SN74ALVC16244AGQLR
- SN74ALVC16244AGRDR
- SN74ALVC16244AZQLR
- SN74ALVC16244AZRDR
- STM32F412CGH7P
- STM32F412CGH7PTR
- STM32F412CGH7TR
- STM32F412CGJ3
- STM32F412CGJ3P
- STM32F412CGJ3PTR
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105