位置:LMX1860MPAPSEP > LMX1860MPAPSEP详情
LMX1860MPAPSEP中文资料
LMX1860MPAPSEP数据手册规格书PDF详情
1 Features
• VID #V62/24630
– Total ionizing dose 30krad (ELDRS-free)
– Single event latch-up (SEL) immune up to
43MeV - cm2 /mg
– Single event functional interrupt (SEFI) immune
up to 43MeV - cm2 /mg
• Clock buffer for 300MHz to 15GHz frequency
• Ultra-Low Noise
– Noise floor of –159dBc/Hz at 6GHz output
– 36-fs additive jitter (100Hz to fCLK) at 6GHz
output
– 5fs additive jitter (100Hz - 100MHz)
• 4 high-frequency clocks with corresponding
SYSREF outputs
– Shared divide by 1 (Buffer), 2, 3, 4, 5, 6, 7, and
8
– Shared programmable multiplier x2, x3, and x4
• Support pin mode options to configure the device
without SPI
• LOGICLK output with corresponding SYSREF
output
– On separate divide bank
– 1, 2, 4 pre-divider
– 1 (bypass), 2, …, 1023 post divider
• 8 programmable output power levels
• Synchronized SYSREF clock outputs
– 508 delay step adjustments of less than 2.5ps
each at 12.8GHz
– Generator and repeater modes
– Windowing feature for SYSREFREQ pins to
optimize timing
• SYNC feature to all divides and multiple devices
• 2.5V operating voltage
• –55ºC to 125ºC operating temperature
• High Reliability
– Controlled Baseline
– One Assembly/Test Site
– One Fabrication Site
– Extended Product Life Cycle
– Product Traceability
2 Applications
• Radar imaging payload
• Communications payloads
• Command and data handling
• Data converter clocking
• Clock distribution/multiplication/division
3 Description
The LMX1860-SEP is an buffer, divider and multiplier
that features high frequency, ultra-low jitter, and
SYSREF outputs. This device combined with an ultralow
noise reference clock source is an exemplary
design for clocking data converters, especially when
sampling above 3GHz. Each of the 4 high frequency
clock outputs and additional LOGICLK output is
paired with a SYSREF output clock signal. The
SYSREF signal for JESD interfaces can either be
internally generated or passed in as an input and
re-clocked to the device clocks. This device can
distribute the multichannel, low skew, ultra-low noise
local oscillator signals to multiple mixers by disabling
the SYSREF outputs.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI(德州仪器) |
2024+ |
N/A |
500000 |
诚信服务,绝对原装原盘 |
|||
NS |
25+ |
SOP-14-3.9mm |
3200 |
全新原装、诚信经营、公司现货销售! |
|||
ROHM/罗姆 |
23+ |
SOT663 |
50000 |
全新原装正品现货,支持订货 |
|||
NS/美国国半 |
2450+ |
SMD |
8850 |
只做原装正品假一赔十为客户做到零风险!! |
|||
25+ |
SOP |
3200 |
绝对原装自家现货!真实库存!欢迎来电! |
||||
NS(GaAsTEK) |
2023+ |
12388 |
|||||
NS |
00/98+ |
SOP |
1120 |
全新原装现货100真实自己公司 |
|||
NS |
23+ |
SOP16 |
7100 |
绝对全新原装!现货!特价!请放心订购! |
|||
NSC |
25+ |
SOP16 |
1500 |
大量原装现货,特价甩卖! |
|||
NS |
24+ |
SOP16 |
6980 |
原装现货,可开13%税票 |
LMX1860MPAPSEP 资料下载更多...
LMX1860MPAPSEP 芯片相关型号
- 3-6230900-0
- 3-6230900-1
- 3-6230900-2
- 3-6230900-3
- 3-6230910-0
- 3-6230910-1
- 3-6230910-2
- 3-6230910-3
- 3-623099-0-0
- 3-623099-0-1
- 3-623099-0-2
- 3-62309P0-0
- 3-62309P0-1
- 3-62309P0-2
- ATS-18A-13-C1-R0
- AXSK-SFP+LR-C
- LMX1860PAP/EM
- LMX1860-SEP
- OP07CPZ
- RTS-3A13-B
- RTS-3A13-C
- RTS-3A13-C/E
- RTS-3A13-D
- RTS-3A13-D/E
- RTS-3A13-R
- RTS-3A13-R/E
- RTS-3A13-S
- RTS-3A13-S/E
- RTS-3A13-V
- RTS-3A13-V/E
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105